URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 24 |
Rev 157 |
# sh testcase for mov.l $rm, @$rn -*- Asm -*-
|
# sh testcase for mov.l $rm, @$rn -*- Asm -*-
|
# mach: all
|
# mach: all
|
# as: -isa=shcompact
|
# as: -isa=shcompact
|
# ld: -m shelf32
|
# ld: -m shelf32
|
|
|
.include "compact/testutils.inc"
|
.include "compact/testutils.inc"
|
|
|
start
|
start
|
mov #30, r1
|
mov #30, r1
|
shll8 r1
|
shll8 r1
|
init:
|
init:
|
# Build up a distinctive bit pattern.
|
# Build up a distinctive bit pattern.
|
mov #1, r2
|
mov #1, r2
|
shll8 r2
|
shll8 r2
|
add #12, r2
|
add #12, r2
|
shll8 r2
|
shll8 r2
|
add #85, r2
|
add #85, r2
|
shll8 r2
|
shll8 r2
|
add #170, r2
|
add #170, r2
|
|
|
mov.l r2, @r1
|
mov.l r2, @r1
|
|
|
# Load it back.
|
# Load it back.
|
mov.l @r1, r3
|
mov.l @r1, r3
|
cmp/eq r2, r3
|
cmp/eq r2, r3
|
bf wrong
|
bf wrong
|
|
|
okay:
|
okay:
|
pass
|
pass
|
wrong:
|
wrong:
|
fail
|
fail
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.