URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Only display areas with differences |
Details |
Blame |
View Log
| Rev 24 |
Rev 157 |
# sh testcase for sub $rm, $rn -*- Asm -*-
|
# sh testcase for sub $rm, $rn -*- Asm -*-
|
# mach: all
|
# mach: all
|
# as: -isa=shcompact
|
# as: -isa=shcompact
|
# ld: -m shelf32
|
# ld: -m shelf32
|
|
|
.include "compact/testutils.inc"
|
.include "compact/testutils.inc"
|
|
|
start
|
start
|
|
|
.global sub1
|
.global sub1
|
sub1:
|
sub1:
|
# 0 - x.
|
# 0 - x.
|
mov #0, r0
|
mov #0, r0
|
mov #3, r1
|
mov #3, r1
|
sub r1, r0
|
sub r1, r0
|
|
|
mov #2, r7
|
mov #2, r7
|
not r7, r7
|
not r7, r7
|
cmp/eq r7, r0
|
cmp/eq r7, r0
|
bf wrong
|
bf wrong
|
|
|
.global sub2
|
.global sub2
|
sub2:
|
sub2:
|
# x - 0.
|
# x - 0.
|
mov #0, r0
|
mov #0, r0
|
mov #3, r1
|
mov #3, r1
|
sub r0, r1
|
sub r0, r1
|
assert r1, #3
|
assert r1, #3
|
|
|
.global sub3
|
.global sub3
|
sub3:
|
sub3:
|
# x - y.
|
# x - y.
|
mov #4, r0
|
mov #4, r0
|
mov #3, r1
|
mov #3, r1
|
sub r0, r1
|
sub r0, r1
|
|
|
mov #0, r7
|
mov #0, r7
|
not r7, r7
|
not r7, r7
|
cmp/eq r7, r1
|
cmp/eq r7, r1
|
bf wrong
|
bf wrong
|
|
|
.global sub4
|
.global sub4
|
sub4:
|
sub4:
|
# y - x.
|
# y - x.
|
mov #4, r0
|
mov #4, r0
|
mov #3, r1
|
mov #3, r1
|
sub r1, r0
|
sub r1, r0
|
assert r0, #1
|
assert r0, #1
|
|
|
.global sub5
|
.global sub5
|
sub5:
|
sub5:
|
# y - y == 0 (where y are in two distinct registers).
|
# y - y == 0 (where y are in two distinct registers).
|
mov #4, r0
|
mov #4, r0
|
mov #4, r1
|
mov #4, r1
|
sub r1, r0
|
sub r1, r0
|
assert r0, #0
|
assert r0, #0
|
|
|
.global sub6
|
.global sub6
|
sub6:
|
sub6:
|
# y - y = 0 (where y is the same register).
|
# y - y = 0 (where y is the same register).
|
mov #4, r1
|
mov #4, r1
|
sub r1, r1
|
sub r1, r1
|
assert r1, #0
|
assert r1, #0
|
|
|
okay:
|
okay:
|
pass
|
pass
|
wrong:
|
wrong:
|
fail
|
fail
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.