URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 24 |
Rev 157 |
# sh testcase for tst $rm, $rn
|
# sh testcase for tst $rm, $rn
|
# mach: all
|
# mach: all
|
# as: -isa=shcompact
|
# as: -isa=shcompact
|
# ld: -m shelf32
|
# ld: -m shelf32
|
|
|
.include "compact/testutils.inc"
|
.include "compact/testutils.inc"
|
|
|
start
|
start
|
|
|
.global tst1
|
.global tst1
|
tst1:
|
tst1:
|
mov #0, r0
|
mov #0, r0
|
mov #0, r1
|
mov #0, r1
|
tst r0, r0
|
tst r0, r0
|
bf wrong
|
bf wrong
|
|
|
test2:
|
test2:
|
mov #0, r0
|
mov #0, r0
|
mov #1, r1
|
mov #1, r1
|
tst r0, r1
|
tst r0, r1
|
bf wrong
|
bf wrong
|
|
|
test3:
|
test3:
|
mov #0, r0
|
mov #0, r0
|
mov #1, r1
|
mov #1, r1
|
tst r1, r0
|
tst r1, r0
|
bf wrong
|
bf wrong
|
|
|
test4:
|
test4:
|
mov #1, r0
|
mov #1, r0
|
mov #1, r1
|
mov #1, r1
|
tst r0, r1
|
tst r0, r1
|
bt wrong
|
bt wrong
|
|
|
test5:
|
test5:
|
mov #1, r0
|
mov #1, r0
|
rotr r0
|
rotr r0
|
add #85, r0
|
add #85, r0
|
shll16 r0
|
shll16 r0
|
add #12, r0
|
add #12, r0
|
mov #1, r1
|
mov #1, r1
|
rotr r1
|
rotr r1
|
add #85, r1
|
add #85, r1
|
shll16 r1
|
shll16 r1
|
add #12, r1
|
add #12, r1
|
tst r0, r1
|
tst r0, r1
|
bt wrong
|
bt wrong
|
|
|
test6:
|
test6:
|
mov #1, r0
|
mov #1, r0
|
rotr r0
|
rotr r0
|
add #85, r0
|
add #85, r0
|
shll16 r0
|
shll16 r0
|
add #12, r0
|
add #12, r0
|
mov #1, r1
|
mov #1, r1
|
tst r0, r1
|
tst r0, r1
|
bf wrong
|
bf wrong
|
|
|
okay:
|
okay:
|
pass
|
pass
|
wrong:
|
wrong:
|
fail
|
fail
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.