URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Only display areas with differences |
Details |
Blame |
View Log
| Rev 24 |
Rev 157 |
# sh testcase for xor $rm64, $rn64 -*- Asm -*-
|
# sh testcase for xor $rm64, $rn64 -*- Asm -*-
|
# mach: all
|
# mach: all
|
# as: -isa=shcompact
|
# as: -isa=shcompact
|
# ld: -m shelf32
|
# ld: -m shelf32
|
|
|
.include "compact/testutils.inc"
|
.include "compact/testutils.inc"
|
|
|
start
|
start
|
|
|
.global xor
|
.global xor
|
xor:
|
xor:
|
# 0 (+) 1 = 1.
|
# 0 (+) 1 = 1.
|
mov #0, r0
|
mov #0, r0
|
mov #1, r1
|
mov #1, r1
|
xor r0, r1
|
xor r0, r1
|
assert r1, #1
|
assert r1, #1
|
|
|
xor2:
|
xor2:
|
# 1 (+) 0 = 0.
|
# 1 (+) 0 = 0.
|
mov #1, r0
|
mov #1, r0
|
mov #0, r1
|
mov #0, r1
|
xor r0, r1
|
xor r0, r1
|
assert r1, #1
|
assert r1, #1
|
|
|
xor3:
|
xor3:
|
# 0 (+) 0 = 0.
|
# 0 (+) 0 = 0.
|
mov #0, r0
|
mov #0, r0
|
mov #0, r1
|
mov #0, r1
|
xor r0, r1
|
xor r0, r1
|
assert r1, #0
|
assert r1, #0
|
|
|
xor4:
|
xor4:
|
# 0 (+) 0 = 0.
|
# 0 (+) 0 = 0.
|
mov #0, r0
|
mov #0, r0
|
xor r0, r0
|
xor r0, r0
|
assert r0, #0
|
assert r0, #0
|
|
|
xor5:
|
xor5:
|
mov #0, r0
|
mov #0, r0
|
or #85, r0
|
or #85, r0
|
shll16 r0
|
shll16 r0
|
or #170, r0
|
or #170, r0
|
mov r0, r1
|
mov r0, r1
|
mov #0, r0
|
mov #0, r0
|
or #85, r0
|
or #85, r0
|
shll16 r0
|
shll16 r0
|
or #170, r0
|
or #170, r0
|
xor r1, r0
|
xor r1, r0
|
assert r0, #0
|
assert r0, #0
|
|
|
xor6:
|
xor6:
|
mov #0, r0
|
mov #0, r0
|
or #85, r0
|
or #85, r0
|
shll16 r0
|
shll16 r0
|
or #170, r0
|
or #170, r0
|
mov r0, r1
|
mov r0, r1
|
mov #0, r0
|
mov #0, r0
|
or #85, r0
|
or #85, r0
|
shll16 r0
|
shll16 r0
|
or #12, r0
|
or #12, r0
|
xor r0, r1
|
xor r0, r1
|
mov #0, r0
|
mov #0, r0
|
or #166, r0
|
or #166, r0
|
cmp/eq r0, r1
|
cmp/eq r0, r1
|
bf wrong
|
bf wrong
|
|
|
okay:
|
okay:
|
pass
|
pass
|
wrong:
|
wrong:
|
fail
|
fail
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.