OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [sh64/] [media/] [fnegs.cgs] - Diff between revs 24 and 157

Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 157
# sh testcase for fneg.s $frgh, $frf -*- Asm -*-
# sh testcase for fneg.s $frgh, $frf -*- Asm -*-
# mach: all
# mach: all
# as: -isa=shmedia
# as: -isa=shmedia
# ld: -m shelf64
# ld: -m shelf64
        .include "media/testutils.inc"
        .include "media/testutils.inc"
        start
        start
init:
init:
        pta wrong, tr0
        pta wrong, tr0
        movi 0, r0
        movi 0, r0
        movi 1, r1
        movi 1, r1
fnegs0:
fnegs0:
        # Ensure fnegs(0) = 0.
        # Ensure fnegs(0) = 0.
        fmov.ls r0, fr7
        fmov.ls r0, fr7
        float.ls fr7, fr0
        float.ls fr7, fr0
        fneg.s fr0, fr1
        fneg.s fr0, fr1
        fcmpeq.s fr0, fr1, r7
        fcmpeq.s fr0, fr1, r7
        bnei r7, 1, tr0
        bnei r7, 1, tr0
fnegs1:
fnegs1:
        # Ensure fnegs(fnegs(1)) = 1.
        # Ensure fnegs(fnegs(1)) = 1.
        fmov.ls r1, fr7
        fmov.ls r1, fr7
        float.ls fr7, fr0
        float.ls fr7, fr0
        fneg.s fr0, fr1
        fneg.s fr0, fr1
        fneg.s fr1, fr2
        fneg.s fr1, fr2
        fcmpeq.s fr0, fr2, r7
        fcmpeq.s fr0, fr2, r7
        bnei r7, 1, tr0
        bnei r7, 1, tr0
okay:
okay:
        pass
        pass
wrong:
wrong:
        fail
        fail
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.