URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 24 |
Rev 157 |
# sh testcase for ldx.uw $rm, $rn, $rd -*- Asm -*-
|
# sh testcase for ldx.uw $rm, $rn, $rd -*- Asm -*-
|
# mach: all
|
# mach: all
|
# as: -isa=shmedia
|
# as: -isa=shmedia
|
# ld: -m shelf64
|
# ld: -m shelf64
|
|
|
.include "media/testutils.inc"
|
.include "media/testutils.inc"
|
|
|
start
|
start
|
|
|
ldxuw1:
|
ldxuw1:
|
movi 20, r3
|
movi 20, r3
|
shlli r3, 8, r3
|
shlli r3, 8, r3
|
movi 0, r4
|
movi 0, r4
|
ldx.uw r3, r4, r0
|
ldx.uw r3, r4, r0
|
|
|
ldxuw2:
|
ldxuw2:
|
movi 20, r3
|
movi 20, r3
|
shlli r3, 8, r3
|
shlli r3, 8, r3
|
movi 2, r4
|
movi 2, r4
|
ldx.uw r3, r4, r0
|
ldx.uw r3, r4, r0
|
|
|
ldxuw3:
|
ldxuw3:
|
movi 20, r3
|
movi 20, r3
|
shlli r3, 8, r3
|
shlli r3, 8, r3
|
movi -2, r4
|
movi -2, r4
|
ldx.uw r3, r4, r0
|
ldx.uw r3, r4, r0
|
|
|
okay:
|
okay:
|
pass
|
pass
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.