URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 24 |
Rev 157 |
# sh testcase for madd.w $rm, $rn, $rd -*- Asm -*-
|
# sh testcase for madd.w $rm, $rn, $rd -*- Asm -*-
|
# mach: all
|
# mach: all
|
# as: -isa=shmedia
|
# as: -isa=shmedia
|
# ld: -m shelf64
|
# ld: -m shelf64
|
|
|
.include "media/testutils.inc"
|
.include "media/testutils.inc"
|
|
|
start
|
start
|
init:
|
init:
|
pta wrong, tr0
|
pta wrong, tr0
|
|
|
maddw:
|
maddw:
|
# Load { 1 2 3 4 } into R0.
|
# Load { 1 2 3 4 } into R0.
|
_packw 1, 2, 3, 4, r0
|
_packw 1, 2, 3, 4, r0
|
|
|
# Load { 3 4 5 6 } into R1.
|
# Load { 3 4 5 6 } into R1.
|
_packw 3, 4, 5, 6, r1
|
_packw 3, 4, 5, 6, r1
|
|
|
# Add slices to produce { 4 6 8 10 }.
|
# Add slices to produce { 4 6 8 10 }.
|
madd.w r0, r1, r2
|
madd.w r0, r1, r2
|
|
|
_packw 4, 6, 8, 10, r3
|
_packw 4, 6, 8, 10, r3
|
bne r2, r3, tr0
|
bne r2, r3, tr0
|
|
|
okay:
|
okay:
|
pass
|
pass
|
|
|
wrong:
|
wrong:
|
fail
|
fail
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.