OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [sh64/] [media/] [sthil.cgs] - Diff between revs 24 and 157

Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 157
# sh testcase for sthi.l $rm, $disp6, $rd -*- Asm -*-
# sh testcase for sthi.l $rm, $disp6, $rd -*- Asm -*-
# mach: all
# mach: all
# as: -isa=shmedia
# as: -isa=shmedia
# ld: -m shelf64
# ld: -m shelf64
        .include "media/testutils.inc"
        .include "media/testutils.inc"
        start
        start
init:
init:
        pta wrong, tr0
        pta wrong, tr0
        movi 40, r0
        movi 40, r0
        shlli r0, 8, r0
        shlli r0, 8, r0
        movi 0x1020, r1
        movi 0x1020, r1
        shlli r1, 8, r1
        shlli r1, 8, r1
        addi r1, 0x30, r1
        addi r1, 0x30, r1
        shlli r1, 8, r1
        shlli r1, 8, r1
        addi r1, 0x40, r1
        addi r1, 0x40, r1
        shlli r1, 8, r1
        shlli r1, 8, r1
        addi r1, 0x50, r1
        addi r1, 0x50, r1
        shlli r1, 8, r1
        shlli r1, 8, r1
        addi r1, 0x60, r1
        addi r1, 0x60, r1
        shlli r1, 8, r1
        shlli r1, 8, r1
        addi r1, 0x70, r1
        addi r1, 0x70, r1
        shlli r1, 8, r1
        shlli r1, 8, r1
        addi r1, 0x80, r1
        addi r1, 0x80, r1
sthil1:
sthil1:
        sthi.l r0, 0, r1
        sthi.l r0, 0, r1
sthil2:
sthil2:
        sthi.l r0, 1, r1
        sthi.l r0, 1, r1
sthil3:
sthil3:
        sthi.l r0, 2, r1
        sthi.l r0, 2, r1
sthil4:
sthil4:
        sthi.l r0, 3, r1
        sthi.l r0, 3, r1
sthil5:
sthil5:
        sthi.l r0, -1, r1
        sthi.l r0, -1, r1
sthil6:
sthil6:
        sthi.l r0, -2, r1
        sthi.l r0, -2, r1
sthil7:
sthil7:
        sthi.l r0, -3, r1
        sthi.l r0, -3, r1
okay:
okay:
        pass
        pass
wrong:
wrong:
        fail
        fail
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.