OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [newlib-1.17.0/] [newlib/] [libc/] [machine/] [xscale/] [memcpy.c] - Diff between revs 148 and 158

Only display areas with differences | Details | Blame | View Log

Rev 148 Rev 158
#if defined __thumb__
#if defined __thumb__
 
 
#include "../../string/memcpy.c"
#include "../../string/memcpy.c"
 
 
#else
#else
 
 
#include <string.h>
#include <string.h>
#include "xscale.h"
#include "xscale.h"
 
 
void *
void *
memcpy (void *dst0, const void *src0, size_t len)
memcpy (void *dst0, const void *src0, size_t len)
{
{
  int dummy;
  int dummy;
  asm volatile (
  asm volatile (
#ifndef __OPTIMIZE_SIZE__
#ifndef __OPTIMIZE_SIZE__
       "cmp     %2, #0x3\n\
       "cmp     %2, #0x3\n\
        bls     3f\n\
        bls     3f\n\
        and     lr, %1, #0x3\n\
        and     lr, %1, #0x3\n\
        and     r3, %0, #0x3\n\
        and     r3, %0, #0x3\n\
        cmp     lr, r3\n\
        cmp     lr, r3\n\
        bne     3f\n\
        bne     3f\n\
        cmp     lr, #0x0\n\
        cmp     lr, #0x0\n\
        beq     2f\n\
        beq     2f\n\
        b       1f\n\
        b       1f\n\
0:\n\
0:\n\
        ldrb    r3, [%1], #1\n\
        ldrb    r3, [%1], #1\n\
"
"
        PRELOADSTR ("%1")
        PRELOADSTR ("%1")
"\n\
"\n\
        tst     %1, #0x3\n\
        tst     %1, #0x3\n\
        strb    r3, [%0], #1\n\
        strb    r3, [%0], #1\n\
        beq     3f\n\
        beq     3f\n\
1:\n\
1:\n\
        sub     %2, %2, #1\n\
        sub     %2, %2, #1\n\
        cmn     %2, #1\n\
        cmn     %2, #1\n\
        bne     0b\n\
        bne     0b\n\
2:\n\
2:\n\
        cmp     %2, #0xf\n\
        cmp     %2, #0xf\n\
        bls     1f\n\
        bls     1f\n\
0:\n\
0:\n\
        ldmia   %1!, { r3, r4, r5, lr }\n\
        ldmia   %1!, { r3, r4, r5, lr }\n\
"
"
        PRELOADSTR ("%1")
        PRELOADSTR ("%1")
"\n\
"\n\
\n\
\n\
        sub     %2, %2, #16\n\
        sub     %2, %2, #16\n\
        cmp     %2, #0xf\n\
        cmp     %2, #0xf\n\
        stmia   %0!, { r3, r4, r5, lr }\n\
        stmia   %0!, { r3, r4, r5, lr }\n\
        bhi     0b\n\
        bhi     0b\n\
1:\n\
1:\n\
        cmp     %2, #0x7\n\
        cmp     %2, #0x7\n\
        bls     1f\n\
        bls     1f\n\
0:\n\
0:\n\
        ldmia   %1!, { r3, r4 }\n\
        ldmia   %1!, { r3, r4 }\n\
"
"
        PRELOADSTR ("%1")
        PRELOADSTR ("%1")
"\n\
"\n\
\n\
\n\
        sub     %2, %2, #8\n\
        sub     %2, %2, #8\n\
        cmp     %2, #0x7\n\
        cmp     %2, #0x7\n\
        stmia   %0!, { r3, r4 }\n\
        stmia   %0!, { r3, r4 }\n\
        bhi     0b\n\
        bhi     0b\n\
1:\n\
1:\n\
        cmp     %2, #0x3\n\
        cmp     %2, #0x3\n\
        bls     3f\n\
        bls     3f\n\
0:\n\
0:\n\
        sub     %2, %2, #4\n\
        sub     %2, %2, #4\n\
        ldr     r3, [%1], #4\n\
        ldr     r3, [%1], #4\n\
"
"
        PRELOADSTR ("%1")
        PRELOADSTR ("%1")
"\n\
"\n\
\n\
\n\
        cmp     %2, #0x3\n\
        cmp     %2, #0x3\n\
        str     r3, [%0], #4\n\
        str     r3, [%0], #4\n\
        bhi     0b\n\
        bhi     0b\n\
"
"
#endif /* !__OPTIMIZE_SIZE__ */
#endif /* !__OPTIMIZE_SIZE__ */
"\n\
"\n\
3:\n\
3:\n\
"
"
        PRELOADSTR ("%1")
        PRELOADSTR ("%1")
"\n\
"\n\
        sub     %2, %2, #1\n\
        sub     %2, %2, #1\n\
        cmn     %2, #1\n\
        cmn     %2, #1\n\
        beq     1f\n\
        beq     1f\n\
0:\n\
0:\n\
        sub     %2, %2, #1\n\
        sub     %2, %2, #1\n\
        ldrb    r3, [%1], #1\n\
        ldrb    r3, [%1], #1\n\
"
"
        PRELOADSTR ("%1")
        PRELOADSTR ("%1")
"\n\
"\n\
        cmn     %2, #1\n\
        cmn     %2, #1\n\
        strb    r3, [%0], #1\n\
        strb    r3, [%0], #1\n\
        bne     0b\n\
        bne     0b\n\
1:"
1:"
       : "=&r" (dummy), "=&r" (src0), "=&r" (len)
       : "=&r" (dummy), "=&r" (src0), "=&r" (len)
       : "0" (dst0), "1" (src0), "2" (len)
       : "0" (dst0), "1" (src0), "2" (len)
       : "memory", "lr", "r3", "r4", "r5", "cc");
       : "memory", "lr", "r3", "r4", "r5", "cc");
  return dst0;
  return dst0;
}
}
#endif
#endif
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.