@c Copyright 1991, 1992, 1993, 1994, 1995, 1997, 2001, 2003, 2004, 2005, 2008
|
@c Copyright 1991, 1992, 1993, 1994, 1995, 1997, 2001, 2003, 2004, 2005, 2008
|
@c Free Software Foundation, Inc.
|
@c Free Software Foundation, Inc.
|
@c This is part of the GAS manual.
|
@c This is part of the GAS manual.
|
@c For copying conditions, see the file as.texinfo.
|
@c For copying conditions, see the file as.texinfo.
|
@page
|
@page
|
@node SH-Dependent
|
@node SH-Dependent
|
@chapter Renesas / SuperH SH Dependent Features
|
@chapter Renesas / SuperH SH Dependent Features
|
|
|
@cindex SH support
|
@cindex SH support
|
@menu
|
@menu
|
* SH Options:: Options
|
* SH Options:: Options
|
* SH Syntax:: Syntax
|
* SH Syntax:: Syntax
|
* SH Floating Point:: Floating Point
|
* SH Floating Point:: Floating Point
|
* SH Directives:: SH Machine Directives
|
* SH Directives:: SH Machine Directives
|
* SH Opcodes:: Opcodes
|
* SH Opcodes:: Opcodes
|
@end menu
|
@end menu
|
|
|
@node SH Options
|
@node SH Options
|
@section Options
|
@section Options
|
|
|
@cindex SH options
|
@cindex SH options
|
@cindex options, SH
|
@cindex options, SH
|
@code{@value{AS}} has following command-line options for the Renesas
|
@code{@value{AS}} has following command-line options for the Renesas
|
(formerly Hitachi) / SuperH SH family.
|
(formerly Hitachi) / SuperH SH family.
|
|
|
@table @code
|
@table @code
|
@kindex --little
|
@kindex --little
|
@kindex --big
|
@kindex --big
|
@kindex --relax
|
@kindex --relax
|
@kindex --small
|
@kindex --small
|
@kindex --dsp
|
@kindex --dsp
|
@kindex --renesas
|
@kindex --renesas
|
@kindex --allow-reg-prefix
|
@kindex --allow-reg-prefix
|
|
|
@item --little
|
@item --little
|
Generate little endian code.
|
Generate little endian code.
|
|
|
@item --big
|
@item --big
|
Generate big endian code.
|
Generate big endian code.
|
|
|
@item --relax
|
@item --relax
|
Alter jump instructions for long displacements.
|
Alter jump instructions for long displacements.
|
|
|
@item --small
|
@item --small
|
Align sections to 4 byte boundaries, not 16.
|
Align sections to 4 byte boundaries, not 16.
|
|
|
@item --dsp
|
@item --dsp
|
Enable sh-dsp insns, and disable sh3e / sh4 insns.
|
Enable sh-dsp insns, and disable sh3e / sh4 insns.
|
|
|
@item --renesas
|
@item --renesas
|
Disable optimization with section symbol for compatibility with
|
Disable optimization with section symbol for compatibility with
|
Renesas assembler.
|
Renesas assembler.
|
|
|
@item --allow-reg-prefix
|
@item --allow-reg-prefix
|
Allow '$' as a register name prefix.
|
Allow '$' as a register name prefix.
|
|
|
@item --isa=sh4 | sh4a
|
@item --isa=sh4 | sh4a
|
Specify the sh4 or sh4a instruction set.
|
Specify the sh4 or sh4a instruction set.
|
@item --isa=dsp
|
@item --isa=dsp
|
Enable sh-dsp insns, and disable sh3e / sh4 insns.
|
Enable sh-dsp insns, and disable sh3e / sh4 insns.
|
@item --isa=fp
|
@item --isa=fp
|
Enable sh2e, sh3e, sh4, and sh4a insn sets.
|
Enable sh2e, sh3e, sh4, and sh4a insn sets.
|
@item --isa=all
|
@item --isa=all
|
Enable sh1, sh2, sh2e, sh3, sh3e, sh4, sh4a, and sh-dsp insn sets.
|
Enable sh1, sh2, sh2e, sh3, sh3e, sh4, sh4a, and sh-dsp insn sets.
|
|
|
@item -h-tick-hex
|
@item -h-tick-hex
|
Support H'00 style hex constants in addition to 0x00 style.
|
Support H'00 style hex constants in addition to 0x00 style.
|
|
|
@end table
|
@end table
|
|
|
@node SH Syntax
|
@node SH Syntax
|
@section Syntax
|
@section Syntax
|
|
|
@menu
|
@menu
|
* SH-Chars:: Special Characters
|
* SH-Chars:: Special Characters
|
* SH-Regs:: Register Names
|
* SH-Regs:: Register Names
|
* SH-Addressing:: Addressing Modes
|
* SH-Addressing:: Addressing Modes
|
@end menu
|
@end menu
|
|
|
@node SH-Chars
|
@node SH-Chars
|
@subsection Special Characters
|
@subsection Special Characters
|
|
|
@cindex line comment character, SH
|
@cindex line comment character, SH
|
@cindex SH line comment character
|
@cindex SH line comment character
|
@samp{!} is the line comment character.
|
@samp{!} is the line comment character.
|
|
|
@cindex line separator, SH
|
@cindex line separator, SH
|
@cindex statement separator, SH
|
@cindex statement separator, SH
|
@cindex SH line separator
|
@cindex SH line separator
|
You can use @samp{;} instead of a newline to separate statements.
|
You can use @samp{;} instead of a newline to separate statements.
|
|
|
@cindex symbol names, @samp{$} in
|
@cindex symbol names, @samp{$} in
|
@cindex @code{$} in symbol names
|
@cindex @code{$} in symbol names
|
Since @samp{$} has no special meaning, you may use it in symbol names.
|
Since @samp{$} has no special meaning, you may use it in symbol names.
|
|
|
@node SH-Regs
|
@node SH-Regs
|
@subsection Register Names
|
@subsection Register Names
|
|
|
@cindex SH registers
|
@cindex SH registers
|
@cindex registers, SH
|
@cindex registers, SH
|
You can use the predefined symbols @samp{r0}, @samp{r1}, @samp{r2},
|
You can use the predefined symbols @samp{r0}, @samp{r1}, @samp{r2},
|
@samp{r3}, @samp{r4}, @samp{r5}, @samp{r6}, @samp{r7}, @samp{r8},
|
@samp{r3}, @samp{r4}, @samp{r5}, @samp{r6}, @samp{r7}, @samp{r8},
|
@samp{r9}, @samp{r10}, @samp{r11}, @samp{r12}, @samp{r13}, @samp{r14},
|
@samp{r9}, @samp{r10}, @samp{r11}, @samp{r12}, @samp{r13}, @samp{r14},
|
and @samp{r15} to refer to the SH registers.
|
and @samp{r15} to refer to the SH registers.
|
|
|
The SH also has these control registers:
|
The SH also has these control registers:
|
|
|
@table @code
|
@table @code
|
@item pr
|
@item pr
|
procedure register (holds return address)
|
procedure register (holds return address)
|
|
|
@item pc
|
@item pc
|
program counter
|
program counter
|
|
|
@item mach
|
@item mach
|
@itemx macl
|
@itemx macl
|
high and low multiply accumulator registers
|
high and low multiply accumulator registers
|
|
|
@item sr
|
@item sr
|
status register
|
status register
|
|
|
@item gbr
|
@item gbr
|
global base register
|
global base register
|
|
|
@item vbr
|
@item vbr
|
vector base register (for interrupt vectors)
|
vector base register (for interrupt vectors)
|
@end table
|
@end table
|
|
|
@node SH-Addressing
|
@node SH-Addressing
|
@subsection Addressing Modes
|
@subsection Addressing Modes
|
|
|
@cindex addressing modes, SH
|
@cindex addressing modes, SH
|
@cindex SH addressing modes
|
@cindex SH addressing modes
|
@code{@value{AS}} understands the following addressing modes for the SH.
|
@code{@value{AS}} understands the following addressing modes for the SH.
|
@code{R@var{n}} in the following refers to any of the numbered
|
@code{R@var{n}} in the following refers to any of the numbered
|
registers, but @emph{not} the control registers.
|
registers, but @emph{not} the control registers.
|
|
|
@table @code
|
@table @code
|
@item R@var{n}
|
@item R@var{n}
|
Register direct
|
Register direct
|
|
|
@item @@R@var{n}
|
@item @@R@var{n}
|
Register indirect
|
Register indirect
|
|
|
@item @@-R@var{n}
|
@item @@-R@var{n}
|
Register indirect with pre-decrement
|
Register indirect with pre-decrement
|
|
|
@item @@R@var{n}+
|
@item @@R@var{n}+
|
Register indirect with post-increment
|
Register indirect with post-increment
|
|
|
@item @@(@var{disp}, R@var{n})
|
@item @@(@var{disp}, R@var{n})
|
Register indirect with displacement
|
Register indirect with displacement
|
|
|
@item @@(R0, R@var{n})
|
@item @@(R0, R@var{n})
|
Register indexed
|
Register indexed
|
|
|
@item @@(@var{disp}, GBR)
|
@item @@(@var{disp}, GBR)
|
@code{GBR} offset
|
@code{GBR} offset
|
|
|
@item @@(R0, GBR)
|
@item @@(R0, GBR)
|
GBR indexed
|
GBR indexed
|
|
|
@item @var{addr}
|
@item @var{addr}
|
@itemx @@(@var{disp}, PC)
|
@itemx @@(@var{disp}, PC)
|
PC relative address (for branch or for addressing memory). The
|
PC relative address (for branch or for addressing memory). The
|
@code{@value{AS}} implementation allows you to use the simpler form
|
@code{@value{AS}} implementation allows you to use the simpler form
|
@var{addr} anywhere a PC relative address is called for; the alternate
|
@var{addr} anywhere a PC relative address is called for; the alternate
|
form is supported for compatibility with other assemblers.
|
form is supported for compatibility with other assemblers.
|
|
|
@item #@var{imm}
|
@item #@var{imm}
|
Immediate data
|
Immediate data
|
@end table
|
@end table
|
|
|
@node SH Floating Point
|
@node SH Floating Point
|
@section Floating Point
|
@section Floating Point
|
|
|
@cindex floating point, SH (@sc{ieee})
|
@cindex floating point, SH (@sc{ieee})
|
@cindex SH floating point (@sc{ieee})
|
@cindex SH floating point (@sc{ieee})
|
SH2E, SH3E and SH4 groups have on-chip floating-point unit (FPU). Other
|
SH2E, SH3E and SH4 groups have on-chip floating-point unit (FPU). Other
|
SH groups can use @code{.float} directive to generate @sc{ieee}
|
SH groups can use @code{.float} directive to generate @sc{ieee}
|
floating-point numbers.
|
floating-point numbers.
|
|
|
SH2E and SH3E support single-precision floating point calculations as
|
SH2E and SH3E support single-precision floating point calculations as
|
well as entirely PCAPI compatible emulation of double-precision
|
well as entirely PCAPI compatible emulation of double-precision
|
floating point calculations. SH2E and SH3E instructions are a subset of
|
floating point calculations. SH2E and SH3E instructions are a subset of
|
the floating point calculations conforming to the IEEE754 standard.
|
the floating point calculations conforming to the IEEE754 standard.
|
|
|
In addition to single-precision and double-precision floating-point
|
In addition to single-precision and double-precision floating-point
|
operation capability, the on-chip FPU of SH4 has a 128-bit graphic
|
operation capability, the on-chip FPU of SH4 has a 128-bit graphic
|
engine that enables 32-bit floating-point data to be processed 128
|
engine that enables 32-bit floating-point data to be processed 128
|
bits at a time. It also supports 4 * 4 array operations and inner
|
bits at a time. It also supports 4 * 4 array operations and inner
|
product operations. Also, a superscalar architecture is employed that
|
product operations. Also, a superscalar architecture is employed that
|
enables simultaneous execution of two instructions (including FPU
|
enables simultaneous execution of two instructions (including FPU
|
instructions), providing performance of up to twice that of
|
instructions), providing performance of up to twice that of
|
conventional architectures at the same frequency.
|
conventional architectures at the same frequency.
|
|
|
@node SH Directives
|
@node SH Directives
|
@section SH Machine Directives
|
@section SH Machine Directives
|
|
|
@cindex SH machine directives
|
@cindex SH machine directives
|
@cindex machine directives, SH
|
@cindex machine directives, SH
|
@cindex @code{uaword} directive, SH
|
@cindex @code{uaword} directive, SH
|
@cindex @code{ualong} directive, SH
|
@cindex @code{ualong} directive, SH
|
|
|
@table @code
|
@table @code
|
@item uaword
|
@item uaword
|
@itemx ualong
|
@itemx ualong
|
@code{@value{AS}} will issue a warning when a misaligned @code{.word} or
|
@code{@value{AS}} will issue a warning when a misaligned @code{.word} or
|
@code{.long} directive is used. You may use @code{.uaword} or
|
@code{.long} directive is used. You may use @code{.uaword} or
|
@code{.ualong} to indicate that the value is intentionally misaligned.
|
@code{.ualong} to indicate that the value is intentionally misaligned.
|
@end table
|
@end table
|
|
|
@node SH Opcodes
|
@node SH Opcodes
|
@section Opcodes
|
@section Opcodes
|
|
|
@cindex SH opcode summary
|
@cindex SH opcode summary
|
@cindex opcode summary, SH
|
@cindex opcode summary, SH
|
@cindex mnemonics, SH
|
@cindex mnemonics, SH
|
@cindex instruction summary, SH
|
@cindex instruction summary, SH
|
For detailed information on the SH machine instruction set, see
|
For detailed information on the SH machine instruction set, see
|
@cite{SH-Microcomputer User's Manual} (Renesas) or
|
@cite{SH-Microcomputer User's Manual} (Renesas) or
|
@cite{SH-4 32-bit CPU Core Architecture} (SuperH) and
|
@cite{SH-4 32-bit CPU Core Architecture} (SuperH) and
|
@cite{SuperH (SH) 64-Bit RISC Series} (SuperH).
|
@cite{SuperH (SH) 64-Bit RISC Series} (SuperH).
|
|
|
@code{@value{AS}} implements all the standard SH opcodes. No additional
|
@code{@value{AS}} implements all the standard SH opcodes. No additional
|
pseudo-instructions are needed on this family. Note, however, that
|
pseudo-instructions are needed on this family. Note, however, that
|
because @code{@value{AS}} supports a simpler form of PC-relative
|
because @code{@value{AS}} supports a simpler form of PC-relative
|
addressing, you may simply write (for example)
|
addressing, you may simply write (for example)
|
|
|
@example
|
@example
|
mov.l bar,r0
|
mov.l bar,r0
|
@end example
|
@end example
|
|
|
@noindent
|
@noindent
|
where other assemblers might require an explicit displacement to
|
where other assemblers might require an explicit displacement to
|
@code{bar} from the program counter:
|
@code{bar} from the program counter:
|
|
|
@example
|
@example
|
mov.l @@(@var{disp}, PC)
|
mov.l @@(@var{disp}, PC)
|
@end example
|
@end example
|
|
|
@ifset SMALL
|
@ifset SMALL
|
@c this table, due to the multi-col faking and hardcoded order, looks silly
|
@c this table, due to the multi-col faking and hardcoded order, looks silly
|
@c except in smallbook. See comments below "@set SMALL" near top of this file.
|
@c except in smallbook. See comments below "@set SMALL" near top of this file.
|
|
|
Here is a summary of SH opcodes:
|
Here is a summary of SH opcodes:
|
|
|
@page
|
@page
|
@smallexample
|
@smallexample
|
@i{Legend:}
|
@i{Legend:}
|
Rn @r{a numbered register}
|
Rn @r{a numbered register}
|
Rm @r{another numbered register}
|
Rm @r{another numbered register}
|
#imm @r{immediate data}
|
#imm @r{immediate data}
|
disp @r{displacement}
|
disp @r{displacement}
|
disp8 @r{8-bit displacement}
|
disp8 @r{8-bit displacement}
|
disp12 @r{12-bit displacement}
|
disp12 @r{12-bit displacement}
|
|
|
add #imm,Rn lds.l @@Rn+,PR
|
add #imm,Rn lds.l @@Rn+,PR
|
add Rm,Rn mac.w @@Rm+,@@Rn+
|
add Rm,Rn mac.w @@Rm+,@@Rn+
|
addc Rm,Rn mov #imm,Rn
|
addc Rm,Rn mov #imm,Rn
|
addv Rm,Rn mov Rm,Rn
|
addv Rm,Rn mov Rm,Rn
|
and #imm,R0 mov.b Rm,@@(R0,Rn)
|
and #imm,R0 mov.b Rm,@@(R0,Rn)
|
and Rm,Rn mov.b Rm,@@-Rn
|
and Rm,Rn mov.b Rm,@@-Rn
|
and.b #imm,@@(R0,GBR) mov.b Rm,@@Rn
|
and.b #imm,@@(R0,GBR) mov.b Rm,@@Rn
|
bf disp8 mov.b @@(disp,Rm),R0
|
bf disp8 mov.b @@(disp,Rm),R0
|
bra disp12 mov.b @@(disp,GBR),R0
|
bra disp12 mov.b @@(disp,GBR),R0
|
bsr disp12 mov.b @@(R0,Rm),Rn
|
bsr disp12 mov.b @@(R0,Rm),Rn
|
bt disp8 mov.b @@Rm+,Rn
|
bt disp8 mov.b @@Rm+,Rn
|
clrmac mov.b @@Rm,Rn
|
clrmac mov.b @@Rm,Rn
|
clrt mov.b R0,@@(disp,Rm)
|
clrt mov.b R0,@@(disp,Rm)
|
cmp/eq #imm,R0 mov.b R0,@@(disp,GBR)
|
cmp/eq #imm,R0 mov.b R0,@@(disp,GBR)
|
cmp/eq Rm,Rn mov.l Rm,@@(disp,Rn)
|
cmp/eq Rm,Rn mov.l Rm,@@(disp,Rn)
|
cmp/ge Rm,Rn mov.l Rm,@@(R0,Rn)
|
cmp/ge Rm,Rn mov.l Rm,@@(R0,Rn)
|
cmp/gt Rm,Rn mov.l Rm,@@-Rn
|
cmp/gt Rm,Rn mov.l Rm,@@-Rn
|
cmp/hi Rm,Rn mov.l Rm,@@Rn
|
cmp/hi Rm,Rn mov.l Rm,@@Rn
|
cmp/hs Rm,Rn mov.l @@(disp,Rn),Rm
|
cmp/hs Rm,Rn mov.l @@(disp,Rn),Rm
|
cmp/pl Rn mov.l @@(disp,GBR),R0
|
cmp/pl Rn mov.l @@(disp,GBR),R0
|
cmp/pz Rn mov.l @@(disp,PC),Rn
|
cmp/pz Rn mov.l @@(disp,PC),Rn
|
cmp/str Rm,Rn mov.l @@(R0,Rm),Rn
|
cmp/str Rm,Rn mov.l @@(R0,Rm),Rn
|
div0s Rm,Rn mov.l @@Rm+,Rn
|
div0s Rm,Rn mov.l @@Rm+,Rn
|
div0u mov.l @@Rm,Rn
|
div0u mov.l @@Rm,Rn
|
div1 Rm,Rn mov.l R0,@@(disp,GBR)
|
div1 Rm,Rn mov.l R0,@@(disp,GBR)
|
exts.b Rm,Rn mov.w Rm,@@(R0,Rn)
|
exts.b Rm,Rn mov.w Rm,@@(R0,Rn)
|
exts.w Rm,Rn mov.w Rm,@@-Rn
|
exts.w Rm,Rn mov.w Rm,@@-Rn
|
extu.b Rm,Rn mov.w Rm,@@Rn
|
extu.b Rm,Rn mov.w Rm,@@Rn
|
extu.w Rm,Rn mov.w @@(disp,Rm),R0
|
extu.w Rm,Rn mov.w @@(disp,Rm),R0
|
jmp @@Rn mov.w @@(disp,GBR),R0
|
jmp @@Rn mov.w @@(disp,GBR),R0
|
jsr @@Rn mov.w @@(disp,PC),Rn
|
jsr @@Rn mov.w @@(disp,PC),Rn
|
ldc Rn,GBR mov.w @@(R0,Rm),Rn
|
ldc Rn,GBR mov.w @@(R0,Rm),Rn
|
ldc Rn,SR mov.w @@Rm+,Rn
|
ldc Rn,SR mov.w @@Rm+,Rn
|
ldc Rn,VBR mov.w @@Rm,Rn
|
ldc Rn,VBR mov.w @@Rm,Rn
|
ldc.l @@Rn+,GBR mov.w R0,@@(disp,Rm)
|
ldc.l @@Rn+,GBR mov.w R0,@@(disp,Rm)
|
ldc.l @@Rn+,SR mov.w R0,@@(disp,GBR)
|
ldc.l @@Rn+,SR mov.w R0,@@(disp,GBR)
|
ldc.l @@Rn+,VBR mova @@(disp,PC),R0
|
ldc.l @@Rn+,VBR mova @@(disp,PC),R0
|
lds Rn,MACH movt Rn
|
lds Rn,MACH movt Rn
|
lds Rn,MACL muls Rm,Rn
|
lds Rn,MACL muls Rm,Rn
|
lds Rn,PR mulu Rm,Rn
|
lds Rn,PR mulu Rm,Rn
|
lds.l @@Rn+,MACH neg Rm,Rn
|
lds.l @@Rn+,MACH neg Rm,Rn
|
lds.l @@Rn+,MACL negc Rm,Rn
|
lds.l @@Rn+,MACL negc Rm,Rn
|
@page
|
@page
|
nop stc VBR,Rn
|
nop stc VBR,Rn
|
not Rm,Rn stc.l GBR,@@-Rn
|
not Rm,Rn stc.l GBR,@@-Rn
|
or #imm,R0 stc.l SR,@@-Rn
|
or #imm,R0 stc.l SR,@@-Rn
|
or Rm,Rn stc.l VBR,@@-Rn
|
or Rm,Rn stc.l VBR,@@-Rn
|
or.b #imm,@@(R0,GBR) sts MACH,Rn
|
or.b #imm,@@(R0,GBR) sts MACH,Rn
|
rotcl Rn sts MACL,Rn
|
rotcl Rn sts MACL,Rn
|
rotcr Rn sts PR,Rn
|
rotcr Rn sts PR,Rn
|
rotl Rn sts.l MACH,@@-Rn
|
rotl Rn sts.l MACH,@@-Rn
|
rotr Rn sts.l MACL,@@-Rn
|
rotr Rn sts.l MACL,@@-Rn
|
rte sts.l PR,@@-Rn
|
rte sts.l PR,@@-Rn
|
rts sub Rm,Rn
|
rts sub Rm,Rn
|
sett subc Rm,Rn
|
sett subc Rm,Rn
|
shal Rn subv Rm,Rn
|
shal Rn subv Rm,Rn
|
shar Rn swap.b Rm,Rn
|
shar Rn swap.b Rm,Rn
|
shll Rn swap.w Rm,Rn
|
shll Rn swap.w Rm,Rn
|
shll16 Rn tas.b @@Rn
|
shll16 Rn tas.b @@Rn
|
shll2 Rn trapa #imm
|
shll2 Rn trapa #imm
|
shll8 Rn tst #imm,R0
|
shll8 Rn tst #imm,R0
|
shlr Rn tst Rm,Rn
|
shlr Rn tst Rm,Rn
|
shlr16 Rn tst.b #imm,@@(R0,GBR)
|
shlr16 Rn tst.b #imm,@@(R0,GBR)
|
shlr2 Rn xor #imm,R0
|
shlr2 Rn xor #imm,R0
|
shlr8 Rn xor Rm,Rn
|
shlr8 Rn xor Rm,Rn
|
sleep xor.b #imm,@@(R0,GBR)
|
sleep xor.b #imm,@@(R0,GBR)
|
stc GBR,Rn xtrct Rm,Rn
|
stc GBR,Rn xtrct Rm,Rn
|
stc SR,Rn
|
stc SR,Rn
|
@end smallexample
|
@end smallexample
|
@end ifset
|
@end ifset
|
|
|
@ifset Renesas-all
|
@ifset Renesas-all
|
@ifclear GENERIC
|
@ifclear GENERIC
|
@raisesections
|
@raisesections
|
@end ifclear
|
@end ifclear
|
@end ifset
|
@end ifset
|
|
|
|
|
