URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Go to most recent revision |
Only display areas with differences |
Details |
Blame |
View Log
Rev 205 |
Rev 816 |
# as: -march=armv6kt2
|
# as: -march=armv6kt2
|
# objdump: -dr --prefix-addresses --show-raw-insn
|
# objdump: -dr --prefix-addresses --show-raw-insn
|
|
|
.*: +file format .*arm.*
|
.*: +file format .*arm.*
|
|
|
Disassembly of section .text:
|
Disassembly of section .text:
|
0+000 <[^>]+> f510 707a adds.w r0, r0, #1000 ; 0x3e8
|
0+000 <[^>]+> f510 707a adds.w r0, r0, #1000 ; 0x3e8
|
0+004 <[^>]+> 4800 ldr r0, \[pc, #0\] ; \(0+008 <[^>]+>\)
|
0+004 <[^>]+> 4800 ldr r0, \[pc, #0\] ; \(0+008 <[^>]+>\)
|
0+006 <[^>]+> 4800 ldr r0, \[pc, #0\] ; \(0+008 <[^>]+>\)
|
0+006 <[^>]+> 4800 ldr r0, \[pc, #0\] ; \(0+008 <[^>]+>\)
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.