OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [arm/] [vfp2_t2.s] - Diff between revs 205 and 816

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 205 Rev 816
@ VFP2 Additional instructions
@ VFP2 Additional instructions
@ Same as vfp2.s, but for Thumb-2
@ Same as vfp2.s, but for Thumb-2
        .syntax unified
        .syntax unified
        .thumb
        .thumb
        .text
        .text
        .global F
        .global F
F:
F:
        @ First we test the basic syntax and bit patterns of the opcodes.
        @ First we test the basic syntax and bit patterns of the opcodes.
        @ Use a combination of r5, r10, s15, s17, d0 and d15 to exercise
        @ Use a combination of r5, r10, s15, s17, d0 and d15 to exercise
        @ the full register bitpatterns
        @ the full register bitpatterns
 
 
        fmdrr d0, r5, r10
        fmdrr d0, r5, r10
        fmrrd r5, r10, d0
        fmrrd r5, r10, d0
        fmsrr {s15, s16}, r5, r10
        fmsrr {s15, s16}, r5, r10
        fmrrs r5, r10, {s15, s16}
        fmrrs r5, r10, {s15, s16}
 
 
        fmdrr d15, r10, r5
        fmdrr d15, r10, r5
        fmrrd r10, r5, d15
        fmrrd r10, r5, d15
        fmsrr {s17, s18}, r10, r5
        fmsrr {s17, s18}, r10, r5
        fmrrs r10, r5, {s17, s18}
        fmrrs r10, r5, {s17, s18}
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.