OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [bfin/] [bit.d] - Diff between revs 816 and 818

Only display areas with differences | Details | Blame | View Log

Rev 816 Rev 818
#objdump: -dr
#objdump: -dr
#name: bit
#name: bit
.*: +file format .*
.*: +file format .*
Disassembly of section .text:
Disassembly of section .text:
00000000 :
00000000 :
   0:   fc 4c           BITCLR \(R4, 0x1f\);.*
   0:   fc 4c           BITCLR \(R4, 0x1f\);.*
   2:   00 4c           BITCLR \(R0, 0x0\);.*
   2:   00 4c           BITCLR \(R0, 0x0\);.*
00000004 :
00000004 :
   4:   f2 4a           BITSET \(R2, 0x1e\);.*
   4:   f2 4a           BITSET \(R2, 0x1e\);.*
   6:   eb 4a           BITSET \(R3, 0x1d\);.*
   6:   eb 4a           BITSET \(R3, 0x1d\);.*
00000008 :
00000008 :
   8:   b7 4b           BITTGL \(R7, 0x16\);.*
   8:   b7 4b           BITTGL \(R7, 0x16\);.*
   a:   86 4b           BITTGL \(R6, 0x10\);.*
   a:   86 4b           BITTGL \(R6, 0x10\);.*
0000000c :
0000000c :
   c:   f8 49           CC = BITTST \(R0, 0x1f\);.*
   c:   f8 49           CC = BITTST \(R0, 0x1f\);.*
   e:   01 49           CC = BITTST \(R1, 0x0\);.*
   e:   01 49           CC = BITTST \(R1, 0x0\);.*
  10:   7f 49           CC = BITTST \(R7, 0xf\);.*
  10:   7f 49           CC = BITTST \(R7, 0xf\);.*
00000012 :
00000012 :
  12:   0a c6 13 8a     R5 = DEPOSIT \(R3, R2\);
  12:   0a c6 13 8a     R5 = DEPOSIT \(R3, R2\);
  16:   0a c6 37 c0     R0 = DEPOSIT \(R7, R6\) \(X\);
  16:   0a c6 37 c0     R0 = DEPOSIT \(R7, R6\) \(X\);
0000001a :
0000001a :
  1a:   0a c6 0a 08     R4 = EXTRACT \(R2, R1.L\) \(Z\);
  1a:   0a c6 0a 08     R4 = EXTRACT \(R2, R1.L\) \(Z\);
  1e:   0a c6 10 04     R2 = EXTRACT \(R0, R2.L\) \(Z\);
  1e:   0a c6 10 04     R2 = EXTRACT \(R0, R2.L\) \(Z\);
  22:   0a c6 23 4e     R7 = EXTRACT \(R3, R4.L\) \(X\);
  22:   0a c6 23 4e     R7 = EXTRACT \(R3, R4.L\) \(X\);
  26:   0a c6 0e 4a     R5 = EXTRACT \(R6, R1.L\) \(X\);
  26:   0a c6 0e 4a     R5 = EXTRACT \(R6, R1.L\) \(X\);
0000002a :
0000002a :
  2a:   08 c6 08 00     BITMUX \(R1, R0, A0\) \(ASR\);
  2a:   08 c6 08 00     BITMUX \(R1, R0, A0\) \(ASR\);
  2e:   08 c6 13 00     BITMUX \(R2, R3, A0\) \(ASR\);
  2e:   08 c6 13 00     BITMUX \(R2, R3, A0\) \(ASR\);
  32:   08 c6 25 40     BITMUX \(R4, R5, A0\) \(ASL\);
  32:   08 c6 25 40     BITMUX \(R4, R5, A0\) \(ASL\);
  36:   08 c6 3e 40     BITMUX \(R7, R6, A0\) \(ASL\);
  36:   08 c6 3e 40     BITMUX \(R7, R6, A0\) \(ASL\);
0000003a :
0000003a :
  3a:   06 c6 00 ca     R5.L = ONES R0;
  3a:   06 c6 00 ca     R5.L = ONES R0;
  3e:   06 c6 02 ce     R7.L = ONES R2;
  3e:   06 c6 02 ce     R7.L = ONES R2;
        ...
        ...
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.