URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 816 |
Rev 818 |
; { dg-do assemble }
|
; { dg-do assemble }
|
; { dg-options "--march=common_v10_v32" }
|
; { dg-options "--march=common_v10_v32" }
|
|
|
; USP does not have the same register number in v10 as in v32.
|
; USP does not have the same register number in v10 as in v32.
|
|
|
move $r10,$usp ; { dg-error "(Illegal|Invalid) operands" }
|
move $r10,$usp ; { dg-error "(Illegal|Invalid) operands" }
|
move 0xfabb0,$usp ; { dg-error "(Illegal|Invalid) operands" }
|
move 0xfabb0,$usp ; { dg-error "(Illegal|Invalid) operands" }
|
move $usp,[$r5] ; { dg-error "(Illegal|Invalid) operands" }
|
move $usp,[$r5] ; { dg-error "(Illegal|Invalid) operands" }
|
move [$r12],$usp ; { dg-error "(Illegal|Invalid) operands" }
|
move [$r12],$usp ; { dg-error "(Illegal|Invalid) operands" }
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.