URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Go to most recent revision |
Only display areas with differences |
Details |
Blame |
View Log
Rev 816 |
Rev 818 |
# 1 "libgcc1.S"
|
# 1 "libgcc1.S"
|
;; libgcc1 routines for the Hitachi H8/300 cpu.
|
;; libgcc1 routines for the Hitachi H8/300 cpu.
|
;; Contributed by Steve Chamberlain.
|
;; Contributed by Steve Chamberlain.
|
;; sac@cygnus.com
|
;; sac@cygnus.com
|
.section .text
|
.section .text
|
.align 2
|
.align 2
|
.global ___cmpsi2
|
.global ___cmpsi2
|
___cmpsi2:
|
___cmpsi2:
|
cmp.w r2 ,r0
|
cmp.w r2 ,r0
|
bne .L2
|
bne .L2
|
cmp.w r3 ,r1
|
cmp.w r3 ,r1
|
bne .L2
|
bne .L2
|
mov.w #1,r0
|
mov.w #1,r0
|
rts
|
rts
|
.L2:
|
.L2:
|
cmp.w r0 ,r2
|
cmp.w r0 ,r2
|
bgt .L4
|
bgt .L4
|
bne .L3
|
bne .L3
|
cmp.w r1 ,r3
|
cmp.w r1 ,r3
|
bls .L3
|
bls .L3
|
.L4:
|
.L4:
|
sub.w r0 ,r0
|
sub.w r0 ,r0
|
rts
|
rts
|
.L3:
|
.L3:
|
mov.w #2,r0
|
mov.w #2,r0
|
.L5:
|
.L5:
|
rts
|
rts
|
.end
|
.end
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.