OpenCores

URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [i386/] [ept-intel.d] - Diff between revs 816 and 818

Only display areas with differences | Details | Blame | View Log

Rev 816	Rev 818
`#objdump: -dwMintel`	`#objdump: -dwMintel`
`#name: i386 EPT (Intel disassembly)`	`#name: i386 EPT (Intel disassembly)`
`#source: ept.s`	`#source: ept.s`

`.: +file format .`	`.: +file format .`

`Disassembly of section .text:`	`Disassembly of section .text:`

`0+ <_start>:`	`0+ <_start>:`
`[ ]*[a-f0-9]+: 66 0f 38 80 19 invept ebx,OWORD PTR \[ecx\]`	`[ ]*[a-f0-9]+: 66 0f 38 80 19 invept ebx,OWORD PTR \[ecx\]`
`[ ]*[a-f0-9]+: 66 0f 38 81 19 invvpid ebx,OWORD PTR \[ecx\]`	`[ ]*[a-f0-9]+: 66 0f 38 81 19 invvpid ebx,OWORD PTR \[ecx\]`
`[ ]*[a-f0-9]+: 66 0f 38 80 19 invept ebx,OWORD PTR \[ecx\]`	`[ ]*[a-f0-9]+: 66 0f 38 80 19 invept ebx,OWORD PTR \[ecx\]`
`[ ]*[a-f0-9]+: 66 0f 38 81 19 invvpid ebx,OWORD PTR \[ecx\]`	`[ ]*[a-f0-9]+: 66 0f 38 81 19 invvpid ebx,OWORD PTR \[ecx\]`
`#pass`	`#pass`

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.