OpenCores

URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [m32r/] [uppercase.d] - Diff between revs 205 and 816

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 205	Rev 816
`#as:`	`#as:`
`#objdump: -dr`	`#objdump: -dr`
`#name: uppercase`	`#name: uppercase`

`.: +file format .`	`.: +file format .`

`Disassembly of section .text:`	`Disassembly of section .text:`

`0+0000 :`	`0+0000 :`
`0: 10 81 10 91 * mv r0,r1 -> mvfc r0,cbr`	`0: 10 81 10 91 * mv r0,r1 -> mvfc r0,cbr`

`0+0004 :`	`0+0004 :`
`4: d0 c0 00 00 seth r0,#0x0`	`4: d0 c0 00 00 seth r0,#0x0`
`[ ]*4: R_M32R_HI16_ULO_RELA [.]text\+0x4`	`[ ]*4: R_M32R_HI16_ULO_RELA [.]text\+0x4`

`0+0008 :`	`0+0008 :`
`8: d0 c0 00 00 seth r0,#0x0`	`8: d0 c0 00 00 seth r0,#0x0`
`[ ]*8: R_M32R_HI16_SLO_RELA [.]text\+0x8`	`[ ]*8: R_M32R_HI16_SLO_RELA [.]text\+0x8`

`0+000c :`	`0+000c :`
`c: 80 e0 00 00 or3 r0,r0,#0x0`	`c: 80 e0 00 00 or3 r0,r0,#0x0`
`[ ]*c: R_M32R_LO16_RELA [.]text\+0xc`	`[ ]*c: R_M32R_LO16_RELA [.]text\+0xc`

`0+0010 :`	`0+0010 :`
`10: 80 a0 00 00 add3 r0,r0,#0`	`10: 80 a0 00 00 add3 r0,r0,#0`
`[ ]*10: R_M32R_SDA16_RELA sdavar`	`[ ]*10: R_M32R_SDA16_RELA sdavar`

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.