URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 816 |
Rev 818 |
;# checks the 8 bit ranges
|
;# checks the 8 bit ranges
|
;# all negative values should contain a Prefix for MAXQ20
|
;# all negative values should contain a Prefix for MAXQ20
|
;# immediate values with one operand for MAXQ10 skips PFX
|
;# immediate values with one operand for MAXQ10 skips PFX
|
.text
|
.text
|
move A[0], #-1
|
move A[0], #-1
|
move Ap, #-1
|
move Ap, #-1
|
move a[0], #1
|
move a[0], #1
|
move AP, #-125 ; AP is an 8 bit register
|
move AP, #-125 ; AP is an 8 bit register
|
move AP, #-126
|
move AP, #-126
|
move AP, #-127
|
move AP, #-127
|
move A[0], #125 ; A[0] is an 16 bit register - no pfx req. here
|
move A[0], #125 ; A[0] is an 16 bit register - no pfx req. here
|
move A[0], #126
|
move A[0], #126
|
move A[0], #128
|
move A[0], #128
|
move A[0], #254 ; ---------------
|
move A[0], #254 ; ---------------
|
move @++SP, #-1 ; check PFX generation for mem operands
|
move @++SP, #-1 ; check PFX generation for mem operands
|
move @++sp, #-126 ; -
|
move @++sp, #-126 ; -
|
move @++sp, #254 ; - no pFX here
|
move @++sp, #254 ; - no pFX here
|
move @++sp, #-127 ; -
|
move @++sp, #-127 ; -
|
move @++sp, #-128 ;--------------------------
|
move @++sp, #-128 ;--------------------------
|
Add #-1 ;Check PFX gen. for single operand instructions
|
Add #-1 ;Check PFX gen. for single operand instructions
|
Add #-127
|
Add #-127
|
Add #-129
|
Add #-129
|
Add #127
|
Add #127
|
Add #128
|
Add #128
|
add #129
|
add #129
|
add #254
|
add #254
|
add #ffh
|
add #ffh
|
add #-254
|
add #-254
|
add #-127
|
add #-127
|
add #-129 ; --------------------
|
add #-129 ; --------------------
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.