OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [s390/] [esa-reloc.d] - Diff between revs 816 and 818

Only display areas with differences | Details | Blame | View Log

Rev 816 Rev 818
#name: s390 reloc
#name: s390 reloc
#objdump: -dr
#objdump: -dr
.*: +file format .*
.*: +file format .*
Disassembly of section .text:
Disassembly of section .text:
.* :
.* :
   0:   d2 00 10 00 20 00 [     ]*mvc   0\(1,%r1\),0\(%r2\)
   0:   d2 00 10 00 20 00 [     ]*mvc   0\(1,%r1\),0\(%r2\)
[       ]*1: R_390_8    test_R_390_8
[       ]*1: R_390_8    test_R_390_8
   6:   58 01 20 00 [   ]*l     %r0,0\(%r1,%r2\)
   6:   58 01 20 00 [   ]*l     %r0,0\(%r1,%r2\)
[       ]*8: R_390_12   test_R_390_12
[       ]*8: R_390_12   test_R_390_12
   a:   a7 08 00 00 [   ]*lhi   %r0,0
   a:   a7 08 00 00 [   ]*lhi   %r0,0
[       ]*c: R_390_16   test_R_390_16
[       ]*c: R_390_16   test_R_390_16
[       ]*...
[       ]*...
[       ]*e: R_390_32   test_R_390_32
[       ]*e: R_390_32   test_R_390_32
[       ]*12: R_390_PC32        test_R_390_PC32\+0x12
[       ]*12: R_390_PC32        test_R_390_PC32\+0x12
  16:   58 01 20 00 [   ]*l     %r0,0\(%r1,%r2\)
  16:   58 01 20 00 [   ]*l     %r0,0\(%r1,%r2\)
[       ]*18: R_390_GOT12       test_R_390_GOT12
[       ]*18: R_390_GOT12       test_R_390_GOT12
[       ]*...
[       ]*...
[       ]*1a: R_390_GOT32       test_R_390_GOT32
[       ]*1a: R_390_GOT32       test_R_390_GOT32
[       ]*1e: R_390_PLT32       test_R_390_PLT32
[       ]*1e: R_390_PLT32       test_R_390_PLT32
  22:   a7 08 00 00 [   ]*lhi   %r0,0
  22:   a7 08 00 00 [   ]*lhi   %r0,0
[       ]*24: R_390_GOT16       test_R_390_GOT16
[       ]*24: R_390_GOT16       test_R_390_GOT16
  26:   a7 08 00 00 [   ]*lhi   %r0,0
  26:   a7 08 00 00 [   ]*lhi   %r0,0
[       ]*28: R_390_16  test_R_390_PC16\+0x26
[       ]*28: R_390_16  test_R_390_PC16\+0x26
  2a:   a7 e5 00 00 [   ]*bras  %r14,2a 
  2a:   a7 e5 00 00 [   ]*bras  %r14,2a 
[       ]*2c: R_390_PC16DBL     test_R_390_PC16DBL\+0x2
[       ]*2c: R_390_PC16DBL     test_R_390_PC16DBL\+0x2
  2e:   a7 e5 00 00 [   ]*bras  %r14,2e 
  2e:   a7 e5 00 00 [   ]*bras  %r14,2e 
[       ]*30: R_390_PC16DBL     test_R_390_PLT16DBL\+0x2
[       ]*30: R_390_PC16DBL     test_R_390_PLT16DBL\+0x2
  32:   a7 08 00 00 [   ]*lhi   %r0,0
  32:   a7 08 00 00 [   ]*lhi   %r0,0
[       ]*34: R_390_GOTOFF16    test_R_390_GOTOFF16
[       ]*34: R_390_GOTOFF16    test_R_390_GOTOFF16
  36:   00 00 00 00 [   ]*.long 0x00000000
  36:   00 00 00 00 [   ]*.long 0x00000000
[       ]*36: R_390_GOTOFF32    test_R_390_GOTOFF32
[       ]*36: R_390_GOTOFF32    test_R_390_GOTOFF32
  3a:   a7 08 00 00 [   ]*lhi   %r0,0
  3a:   a7 08 00 00 [   ]*lhi   %r0,0
[       ]*3c: R_390_PLTOFF16    test_R_390_PLTOFF16
[       ]*3c: R_390_PLTOFF16    test_R_390_PLTOFF16
  3e:   00 00 00 00 [   ]*.long 0x00000000
  3e:   00 00 00 00 [   ]*.long 0x00000000
[       ]*3e: R_390_PLTOFF32    test_R_390_PLTOFF32
[       ]*3e: R_390_PLTOFF32    test_R_390_PLTOFF32
  42:   58 01 20 00 [   ]*l     %r0,0\(%r1,%r2\)
  42:   58 01 20 00 [   ]*l     %r0,0\(%r1,%r2\)
[       ]*44: R_390_GOTPLT12    test_R_390_GOTPLT12
[       ]*44: R_390_GOTPLT12    test_R_390_GOTPLT12
  46:   a7 08 00 00 [   ]*lhi   %r0,0
  46:   a7 08 00 00 [   ]*lhi   %r0,0
[       ]*48: R_390_GOTPLT16    test_R_390_GOTPLT16
[       ]*48: R_390_GOTPLT16    test_R_390_GOTPLT16
  4a:   00 00 00 00 [   ]*.long 0x00000000
  4a:   00 00 00 00 [   ]*.long 0x00000000
[       ]*4a: R_390_GOTPLT32    test_R_390_GOTPLT32
[       ]*4a: R_390_GOTPLT32    test_R_390_GOTPLT32
.* :
.* :
  4e:   a7 e5 00 00 [   ]*bras  %r14,4e 
  4e:   a7 e5 00 00 [   ]*bras  %r14,4e 
[       ]*50: R_390_PLT16DBL    foo\+0x2
[       ]*50: R_390_PLT16DBL    foo\+0x2
  52:   00 00 00 00 [   ]*.long 0x00000000
  52:   00 00 00 00 [   ]*.long 0x00000000
[       ]*52: R_390_PLT32       foo\+0x4
[       ]*52: R_390_PLT32       foo\+0x4
  56:   07 07 [         ]*bcr   0,%r7
  56:   07 07 [         ]*bcr   0,%r7
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.