OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gdb-7.2/] [sim/] [common/] [sim-hw.h] - Diff between revs 835 and 841

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 835 Rev 841
/* Device definitions.
/* Device definitions.
   Copyright (C) 1998, 2007, 2008, 2009, 2010 Free Software Foundation, Inc.
   Copyright (C) 1998, 2007, 2008, 2009, 2010 Free Software Foundation, Inc.
   Contributed by Cygnus Support.
   Contributed by Cygnus Support.
 
 
This file is part of GDB, the GNU debugger.
This file is part of GDB, the GNU debugger.
 
 
This program is free software; you can redistribute it and/or modify
This program is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 3 of the License, or
the Free Software Foundation; either version 3 of the License, or
(at your option) any later version.
(at your option) any later version.
 
 
This program is distributed in the hope that it will be useful,
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.
GNU General Public License for more details.
 
 
You should have received a copy of the GNU General Public License
You should have received a copy of the GNU General Public License
along with this program.  If not, see <http://www.gnu.org/licenses/>.  */
along with this program.  If not, see <http://www.gnu.org/licenses/>.  */
 
 
#ifndef SIM_HW_H
#ifndef SIM_HW_H
#define SIM_HW_H
#define SIM_HW_H
 
 
 
 
/* Establish this object */
/* Establish this object */
 
 
SIM_RC sim_hw_install
SIM_RC sim_hw_install
(struct sim_state *sd);
(struct sim_state *sd);
 
 
 
 
/* Parse a hardware definition */
/* Parse a hardware definition */
 
 
struct hw *sim_hw_parse
struct hw *sim_hw_parse
(struct sim_state *sd,
(struct sim_state *sd,
 const char *fmt,
 const char *fmt,
 ...) __attribute__ ((format (printf, 2, 3)));
 ...) __attribute__ ((format (printf, 2, 3)));
 
 
 
 
/* Print the hardware tree */
/* Print the hardware tree */
 
 
void sim_hw_print
void sim_hw_print
(struct sim_state *sd,
(struct sim_state *sd,
 void (*print) (struct sim_state *, const char *, va_list ap));
 void (*print) (struct sim_state *, const char *, va_list ap));
 
 
 
 
/* Abort the simulation specifying HW as the reason */
/* Abort the simulation specifying HW as the reason */
 
 
void sim_hw_abort
void sim_hw_abort
(SIM_DESC sd,
(SIM_DESC sd,
 struct hw *hw,
 struct hw *hw,
 const char *fmt,
 const char *fmt,
 ...) __attribute__ ((format (printf, 3, 4)));
 ...) __attribute__ ((format (printf, 3, 4)));
 
 
 
 
 
 
/* CPU: The simulation is running and the current CPU/CIA
/* CPU: The simulation is running and the current CPU/CIA
   initiates a data transfer. */
   initiates a data transfer. */
 
 
void sim_cpu_hw_io_read_buffer
void sim_cpu_hw_io_read_buffer
(sim_cpu *cpu,
(sim_cpu *cpu,
 sim_cia cia,
 sim_cia cia,
 struct hw *hw,
 struct hw *hw,
 void *dest,
 void *dest,
 int space,
 int space,
 unsigned_word addr,
 unsigned_word addr,
 unsigned nr_bytes);
 unsigned nr_bytes);
 
 
void sim_cpu_hw_io_write_buffer
void sim_cpu_hw_io_write_buffer
(sim_cpu *cpu,
(sim_cpu *cpu,
 sim_cia cia,
 sim_cia cia,
 struct hw *hw,
 struct hw *hw,
 const void *source,
 const void *source,
 int space,
 int space,
 unsigned_word addr,
 unsigned_word addr,
 unsigned nr_bytes);
 unsigned nr_bytes);
 
 
 
 
 
 
/* SYSTEM: A data transfer is being initiated by the system. */
/* SYSTEM: A data transfer is being initiated by the system. */
 
 
unsigned sim_hw_io_read_buffer
unsigned sim_hw_io_read_buffer
(struct sim_state *sd,
(struct sim_state *sd,
 struct hw *hw,
 struct hw *hw,
 void *dest,
 void *dest,
 int space,
 int space,
 unsigned_word addr,
 unsigned_word addr,
 unsigned nr_bytes);
 unsigned nr_bytes);
 
 
unsigned sim_hw_io_write_buffer
unsigned sim_hw_io_write_buffer
(struct sim_state *sd,
(struct sim_state *sd,
 struct hw *hw,
 struct hw *hw,
 const void *source,
 const void *source,
 int space,
 int space,
 unsigned_word addr,
 unsigned_word addr,
 unsigned nr_bytes);
 unsigned nr_bytes);
 
 
 
 
#endif
#endif
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.