OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gdb-7.2/] [sim/] [common/] [sim-resume.c] - Diff between revs 835 and 841

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 835 Rev 841
/* Generic simulator resume.
/* Generic simulator resume.
   Copyright (C) 1997, 2007, 2008, 2009, 2010 Free Software Foundation, Inc.
   Copyright (C) 1997, 2007, 2008, 2009, 2010 Free Software Foundation, Inc.
   Contributed by Cygnus Support.
   Contributed by Cygnus Support.
 
 
This file is part of GDB, the GNU debugger.
This file is part of GDB, the GNU debugger.
 
 
This program is free software; you can redistribute it and/or modify
This program is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 3 of the License, or
the Free Software Foundation; either version 3 of the License, or
(at your option) any later version.
(at your option) any later version.
 
 
This program is distributed in the hope that it will be useful,
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.
GNU General Public License for more details.
 
 
You should have received a copy of the GNU General Public License
You should have received a copy of the GNU General Public License
along with this program.  If not, see <http://www.gnu.org/licenses/>.  */
along with this program.  If not, see <http://www.gnu.org/licenses/>.  */
 
 
#include "sim-main.h"
#include "sim-main.h"
#include "sim-assert.h"
#include "sim-assert.h"
 
 
/* Halt the simulator after just one instruction */
/* Halt the simulator after just one instruction */
 
 
static void
static void
has_stepped (SIM_DESC sd,
has_stepped (SIM_DESC sd,
             void *data)
             void *data)
{
{
  ASSERT (STATE_MAGIC (sd) == SIM_MAGIC_NUMBER);
  ASSERT (STATE_MAGIC (sd) == SIM_MAGIC_NUMBER);
  sim_engine_halt (sd, NULL, NULL, NULL_CIA, sim_stopped, SIM_SIGTRAP);
  sim_engine_halt (sd, NULL, NULL, NULL_CIA, sim_stopped, SIM_SIGTRAP);
}
}
 
 
 
 
/* Generic resume - assumes the existance of sim_engine_run */
/* Generic resume - assumes the existance of sim_engine_run */
 
 
void
void
sim_resume (SIM_DESC sd,
sim_resume (SIM_DESC sd,
            int step,
            int step,
            int siggnal)
            int siggnal)
{
{
  sim_engine *engine = STATE_ENGINE (sd);
  sim_engine *engine = STATE_ENGINE (sd);
  jmp_buf buf;
  jmp_buf buf;
  int jmpval;
  int jmpval;
 
 
  ASSERT (STATE_MAGIC (sd) == SIM_MAGIC_NUMBER);
  ASSERT (STATE_MAGIC (sd) == SIM_MAGIC_NUMBER);
 
 
  /* we only want to be single stepping the simulator once */
  /* we only want to be single stepping the simulator once */
  if (engine->stepper != NULL)
  if (engine->stepper != NULL)
    {
    {
      sim_events_deschedule (sd, engine->stepper);
      sim_events_deschedule (sd, engine->stepper);
      engine->stepper = NULL;
      engine->stepper = NULL;
    }
    }
  if (step)
  if (step)
    engine->stepper = sim_events_schedule (sd, 1, has_stepped, sd);
    engine->stepper = sim_events_schedule (sd, 1, has_stepped, sd);
 
 
  sim_module_resume (sd);
  sim_module_resume (sd);
 
 
  /* run/resume the simulator */
  /* run/resume the simulator */
  engine->jmpbuf = &buf;
  engine->jmpbuf = &buf;
  jmpval = setjmp (buf);
  jmpval = setjmp (buf);
  if (jmpval == sim_engine_start_jmpval
  if (jmpval == sim_engine_start_jmpval
      || jmpval == sim_engine_restart_jmpval)
      || jmpval == sim_engine_restart_jmpval)
    {
    {
      int last_cpu_nr = sim_engine_last_cpu_nr (sd);
      int last_cpu_nr = sim_engine_last_cpu_nr (sd);
      int next_cpu_nr = sim_engine_next_cpu_nr (sd);
      int next_cpu_nr = sim_engine_next_cpu_nr (sd);
      int nr_cpus = sim_engine_nr_cpus (sd);
      int nr_cpus = sim_engine_nr_cpus (sd);
      int sig_to_deliver;
      int sig_to_deliver;
 
 
      sim_events_preprocess (sd, last_cpu_nr >= nr_cpus, next_cpu_nr >= nr_cpus);
      sim_events_preprocess (sd, last_cpu_nr >= nr_cpus, next_cpu_nr >= nr_cpus);
      if (next_cpu_nr >= nr_cpus)
      if (next_cpu_nr >= nr_cpus)
        next_cpu_nr = 0;
        next_cpu_nr = 0;
 
 
      /* Only deliver the SIGGNAL [sic] the first time through - don't
      /* Only deliver the SIGGNAL [sic] the first time through - don't
         re-deliver any SIGGNAL during a restart.  NOTE: A new local
         re-deliver any SIGGNAL during a restart.  NOTE: A new local
         variable is used to avoid problems with the automatic
         variable is used to avoid problems with the automatic
         variable ``siggnal'' being trashed by a long jump.  */
         variable ``siggnal'' being trashed by a long jump.  */
      if (jmpval == sim_engine_start_jmpval)
      if (jmpval == sim_engine_start_jmpval)
        sig_to_deliver = siggnal;
        sig_to_deliver = siggnal;
      else
      else
        sig_to_deliver = 0;
        sig_to_deliver = 0;
 
 
#ifdef SIM_CPU_EXCEPTION_RESUME
#ifdef SIM_CPU_EXCEPTION_RESUME
      {
      {
        sim_cpu* cpu = STATE_CPU (sd, next_cpu_nr);
        sim_cpu* cpu = STATE_CPU (sd, next_cpu_nr);
        SIM_CPU_EXCEPTION_RESUME(sd, cpu, sig_to_deliver);
        SIM_CPU_EXCEPTION_RESUME(sd, cpu, sig_to_deliver);
      }
      }
#endif
#endif
 
 
      sim_engine_run (sd, next_cpu_nr, nr_cpus, sig_to_deliver);
      sim_engine_run (sd, next_cpu_nr, nr_cpus, sig_to_deliver);
    }
    }
  engine->jmpbuf = NULL;
  engine->jmpbuf = NULL;
 
 
  sim_module_suspend (sd);
  sim_module_suspend (sd);
}
}
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.