OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gdb-7.2/] [sim/] [configure.tgt] - Diff between revs 835 and 841

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 835 Rev 841
dnl Note that this file is intended to be included at the m4 level and not
dnl Note that this file is intended to be included at the m4 level and not
dnl the shell level, so use sinclude(...) to pull it in.
dnl the shell level, so use sinclude(...) to pull it in.
# WHEN ADDING ENTRIES TO THIS MATRIX:
# WHEN ADDING ENTRIES TO THIS MATRIX:
# Make sure that the left side always has two dashes.  Otherwise you
# Make sure that the left side always has two dashes.  Otherwise you
# can get spurious matches.  Even for unambiguous cases, do this as a
# can get spurious matches.  Even for unambiguous cases, do this as a
# convention, else the table becomes a real mess to understand and
# convention, else the table becomes a real mess to understand and
# maintain.
# maintain.
dnl glue to avoid code duplication at top level
dnl glue to avoid code duplication at top level
m4_ifndef([SIM_ARCH], [AC_DEFUN([SIM_ARCH],[sim_arch=$1])])
m4_ifndef([SIM_ARCH], [AC_DEFUN([SIM_ARCH],[sim_arch=$1])])
sim_testsuite=no
sim_testsuite=no
sim_common=yes
sim_common=yes
sim_igen=no
sim_igen=no
sim_arch=
sim_arch=
case "${target}" in
case "${target}" in
   arm*-*-* | thumb*-*-* | strongarm*-*-* | xscale-*-*)
   arm*-*-* | thumb*-*-* | strongarm*-*-* | xscale-*-*)
       SIM_ARCH(arm)
       SIM_ARCH(arm)
       sim_testsuite=yes
       sim_testsuite=yes
       ;;
       ;;
   avr*-*-*)
   avr*-*-*)
       SIM_ARCH(avr)
       SIM_ARCH(avr)
       ;;
       ;;
   cr16*-*-*)
   cr16*-*-*)
       SIM_ARCH(cr16)
       SIM_ARCH(cr16)
       sim_testsuite=yes
       sim_testsuite=yes
       ;;
       ;;
   cris-*-* | crisv32-*-*)
   cris-*-* | crisv32-*-*)
       SIM_ARCH(cris)
       SIM_ARCH(cris)
       sim_testsuite=yes
       sim_testsuite=yes
       ;;
       ;;
   d10v-*-*)
   d10v-*-*)
       SIM_ARCH(d10v)
       SIM_ARCH(d10v)
       ;;
       ;;
   frv-*-*)
   frv-*-*)
       SIM_ARCH(frv)
       SIM_ARCH(frv)
       sim_testsuite=yes
       sim_testsuite=yes
       ;;
       ;;
   h8300*-*-*)
   h8300*-*-*)
       SIM_ARCH(h8300)
       SIM_ARCH(h8300)
       sim_testsuite=yes
       sim_testsuite=yes
       ;;
       ;;
   iq2000-*-*)
   iq2000-*-*)
       SIM_ARCH(iq2000)
       SIM_ARCH(iq2000)
       sim_testsuite=yes
       sim_testsuite=yes
       ;;
       ;;
   lm32-*-*)
   lm32-*-*)
       SIM_ARCH(lm32)
       SIM_ARCH(lm32)
       sim_testsuite=yes
       sim_testsuite=yes
       ;;
       ;;
   m32c-*-*)
   m32c-*-*)
       SIM_ARCH(m32c)
       SIM_ARCH(m32c)
       ;;
       ;;
   m32r-*-*)
   m32r-*-*)
       SIM_ARCH(m32r)
       SIM_ARCH(m32r)
       sim_testsuite=yes
       sim_testsuite=yes
       ;;
       ;;
   m68hc11-*-*|m6811-*-*)
   m68hc11-*-*|m6811-*-*)
       SIM_ARCH(m68hc11)
       SIM_ARCH(m68hc11)
       sim_testsuite=yes
       sim_testsuite=yes
       ;;
       ;;
   mcore-*-*)
   mcore-*-*)
       SIM_ARCH(mcore)
       SIM_ARCH(mcore)
       sim_testsuite=yes
       sim_testsuite=yes
       ;;
       ;;
   microblaze-*-*)
   microblaze-*-*)
       SIM_ARCH(microblaze)
       SIM_ARCH(microblaze)
       sim_testsuite=yes
       sim_testsuite=yes
       ;;
       ;;
   mips*-*-*)
   mips*-*-*)
       SIM_ARCH(mips)
       SIM_ARCH(mips)
       sim_testsuite=yes
       sim_testsuite=yes
       sim_igen=yes
       sim_igen=yes
       ;;
       ;;
   mn10300*-*-*)
   mn10300*-*-*)
       SIM_ARCH(mn10300)
       SIM_ARCH(mn10300)
       sim_igen=yes
       sim_igen=yes
       ;;
       ;;
   moxie-*-*)
   moxie-*-*)
       SIM_ARCH(moxie)
       SIM_ARCH(moxie)
       sim_testsuite=yes
       sim_testsuite=yes
       ;;
       ;;
   or32-*-*)
   or32-*-*)
       SIM_ARCH(or32)
       SIM_ARCH(or32)
       ;;
       ;;
   rx-*-*)
   rx-*-*)
       SIM_ARCH(rx)
       SIM_ARCH(rx)
       ;;
       ;;
   sh64*-*-*)
   sh64*-*-*)
       SIM_ARCH(sh64)
       SIM_ARCH(sh64)
       sim_testsuite=yes
       sim_testsuite=yes
       ;;
       ;;
   sh*-*-*)
   sh*-*-*)
       SIM_ARCH(sh)
       SIM_ARCH(sh)
       sim_testsuite=yes
       sim_testsuite=yes
       ;;
       ;;
   sparc-*-rtems*|sparc-*-elf*)
   sparc-*-rtems*|sparc-*-elf*)
       SIM_ARCH(erc32)
       SIM_ARCH(erc32)
       sim_testsuite=yes
       sim_testsuite=yes
       ;;
       ;;
   powerpc*-*-*)
   powerpc*-*-*)
       SIM_ARCH(ppc)
       SIM_ARCH(ppc)
       ;;
       ;;
   v850*-*-*)
   v850*-*-*)
       SIM_ARCH(v850)
       SIM_ARCH(v850)
       sim_igen=yes
       sim_igen=yes
       sim_testsuite=yes
       sim_testsuite=yes
       ;;
       ;;
   *)
   *)
       # No simulator subdir, so the subdir "common" isn't needed.
       # No simulator subdir, so the subdir "common" isn't needed.
       sim_common=no
       sim_common=no
       ;;
       ;;
esac
esac
AC_SUBST(sim_arch)
AC_SUBST(sim_arch)
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.