OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gdb-7.2/] [sim/] [cr16/] [ChangeLog] - Diff between revs 835 and 841

Only display areas with differences | Details | Blame | View Log

Rev 835 Rev 841
2010-04-14  Mike Frysinger  
2010-04-14  Mike Frysinger  
        * interp.c (sim_write): Add const to buffer arg.
        * interp.c (sim_write): Add const to buffer arg.
2010-01-09  Ralf Wildenhues  
2010-01-09  Ralf Wildenhues  
        * configure: Regenerate.
        * configure: Regenerate.
2009-08-22  Ralf Wildenhues  
2009-08-22  Ralf Wildenhues  
        * config.in: Regenerate.
        * config.in: Regenerate.
        * configure: Likewise.
        * configure: Likewise.
        * configure: Regenerate.
        * configure: Regenerate.
2008-07-11  Hans-Peter Nilsson  
2008-07-11  Hans-Peter Nilsson  
        * configure: Regenerate to track ../common/common.m4 changes.
        * configure: Regenerate to track ../common/common.m4 changes.
        * config.in: Ditto.
        * config.in: Ditto.
        * interp.c (hash): Remove incorrect prototype.
        * interp.c (hash): Remove incorrect prototype.
2008-06-06  Vladimir Prus  
2008-06-06  Vladimir Prus  
            Daniel Jacobowitz  
            Daniel Jacobowitz  
            Joseph Myers  
            Joseph Myers  
        * configure: Regenerate.
        * configure: Regenerate.
2008-05-02  M Ranga Swami Reddy 
2008-05-02  M Ranga Swami Reddy 
        * interp.c: Update the machine code decode algorithm using hash table.
        * interp.c: Update the machine code decode algorithm using hash table.
        * Makefile.in, cr16_sim.h, gencode.c and  simops.c: Update for typos
        * Makefile.in, cr16_sim.h, gencode.c and  simops.c: Update for typos
        and coding standards.
        and coding standards.
2008-02-12  M Ranga Swami Reddy 
2008-02-12  M Ranga Swami Reddy 
        * ChangeLog, Makefile.in, configure, configure.in, cr16_sim.h,
        * ChangeLog, Makefile.in, configure, configure.in, cr16_sim.h,
        gencode.c, interp.c, simops.c, endian.c: Created.
        gencode.c, interp.c, simops.c, endian.c: Created.
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.