URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gdb-7.2/] [sim/] [h8300/] [tconfig.in] - Diff between revs 816 and 835

Rev 816	Rev 835
`/* h8300 target configuration file. */`	`/* h8300 target configuration file. */`

`/* Define this if the simulator supports profiling.`	`/* Define this if the simulator supports profiling.`
`See the mips simulator for an example.`	`See the mips simulator for an example.`
This enables the `-p foo' and `-s bar' options.	This enables the `-p foo' and `-s bar' options.
`The target is required to provide sim_set_profile{,_size}. */`	`The target is required to provide sim_set_profile{,_size}. */`
`/* #define SIM_HAVE_PROFILE */`	`/* #define SIM_HAVE_PROFILE */`

`/* Define this if the simulator uses an instruction cache.`	`/* Define this if the simulator uses an instruction cache.`
`See the h8/300 simulator for an example.`	`See the h8/300 simulator for an example.`
This enables the `-c size' option to set the size of the cache.	This enables the `-c size' option to set the size of the cache.
`The target is required to provide sim_set_simcache_size. */`	`The target is required to provide sim_set_simcache_size. */`
`#define SIM_HAVE_SIMCACHE`	`#define SIM_HAVE_SIMCACHE`

/* FIXME: This is a quick hack for run.c so it can support the `-h' option.	/* FIXME: This is a quick hack for run.c so it can support the `-h' option.
`It will eventually be replaced by a more general facility. */`	`It will eventually be replaced by a more general facility. */`
`#define SIM_H8300`	`#define SIM_H8300`