OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gdb-7.2/] [sim/] [lm32/] [cpuall.h] - Diff between revs 835 and 841

Only display areas with differences | Details | Blame | View Log

Rev 835 Rev 841
/* Simulator CPU header for lm32.
/* Simulator CPU header for lm32.
 
 
THIS FILE IS MACHINE GENERATED WITH CGEN.
THIS FILE IS MACHINE GENERATED WITH CGEN.
 
 
Copyright 1996-2010 Free Software Foundation, Inc.
Copyright 1996-2010 Free Software Foundation, Inc.
 
 
This file is part of the GNU simulators.
This file is part of the GNU simulators.
 
 
   This file is free software; you can redistribute it and/or modify
   This file is free software; you can redistribute it and/or modify
   it under the terms of the GNU General Public License as published by
   it under the terms of the GNU General Public License as published by
   the Free Software Foundation; either version 3, or (at your option)
   the Free Software Foundation; either version 3, or (at your option)
   any later version.
   any later version.
 
 
   It is distributed in the hope that it will be useful, but WITHOUT
   It is distributed in the hope that it will be useful, but WITHOUT
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
   or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
   or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
   License for more details.
   License for more details.
 
 
   You should have received a copy of the GNU General Public License along
   You should have received a copy of the GNU General Public License along
   with this program; if not, write to the Free Software Foundation, Inc.,
   with this program; if not, write to the Free Software Foundation, Inc.,
   51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA.
   51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA.
 
 
*/
*/
 
 
#ifndef LM32_CPUALL_H
#ifndef LM32_CPUALL_H
#define LM32_CPUALL_H
#define LM32_CPUALL_H
 
 
/* Include files for each cpu family.  */
/* Include files for each cpu family.  */
 
 
#ifdef WANT_CPU_LM32BF
#ifdef WANT_CPU_LM32BF
#include "eng.h"
#include "eng.h"
#include "cpu.h"
#include "cpu.h"
#include "decode.h"
#include "decode.h"
#endif
#endif
 
 
extern const MACH lm32_mach;
extern const MACH lm32_mach;
 
 
#ifndef WANT_CPU
#ifndef WANT_CPU
/* The ARGBUF struct.  */
/* The ARGBUF struct.  */
struct argbuf {
struct argbuf {
  /* These are the baseclass definitions.  */
  /* These are the baseclass definitions.  */
  IADDR addr;
  IADDR addr;
  const IDESC *idesc;
  const IDESC *idesc;
  char trace_p;
  char trace_p;
  char profile_p;
  char profile_p;
  /* ??? Temporary hack for skip insns.  */
  /* ??? Temporary hack for skip insns.  */
  char skip_count;
  char skip_count;
  char unused;
  char unused;
  /* cpu specific data follows */
  /* cpu specific data follows */
};
};
#endif
#endif
 
 
#ifndef WANT_CPU
#ifndef WANT_CPU
/* A cached insn.
/* A cached insn.
 
 
   ??? SCACHE used to contain more than just argbuf.  We could delete the
   ??? SCACHE used to contain more than just argbuf.  We could delete the
   type entirely and always just use ARGBUF, but for future concerns and as
   type entirely and always just use ARGBUF, but for future concerns and as
   a level of abstraction it is left in.  */
   a level of abstraction it is left in.  */
 
 
struct scache {
struct scache {
  struct argbuf argbuf;
  struct argbuf argbuf;
};
};
#endif
#endif
 
 
#endif /* LM32_CPUALL_H */
#endif /* LM32_CPUALL_H */
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.