//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//// ////
|
//// ////
|
//// OR1200's Data Cache top level ////
|
//// OR1200's Data Cache top level ////
|
//// ////
|
//// ////
|
//// This file is part of the OpenRISC 1200 project ////
|
//// This file is part of the OpenRISC 1200 project ////
|
//// http://www.opencores.org/cores/or1k/ ////
|
//// http://www.opencores.org/cores/or1k/ ////
|
//// ////
|
//// ////
|
//// Description ////
|
//// Description ////
|
//// Instantiation of all DC blocks. ////
|
//// Instantiation of all DC blocks. ////
|
//// ////
|
//// ////
|
//// To Do: ////
|
//// To Do: ////
|
//// - make it smaller and faster ////
|
//// - make it smaller and faster ////
|
//// ////
|
//// ////
|
//// Author(s): ////
|
//// Author(s): ////
|
//// - Damjan Lampret, lampret@opencores.org ////
|
//// - Damjan Lampret, lampret@opencores.org ////
|
//// ////
|
//// ////
|
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//// ////
|
//// ////
|
//// Copyright (C) 2000 Authors and OPENCORES.ORG ////
|
//// Copyright (C) 2000 Authors and OPENCORES.ORG ////
|
//// ////
|
//// ////
|
//// This source file may be used and distributed without ////
|
//// This source file may be used and distributed without ////
|
//// restriction provided that this copyright statement is not ////
|
//// restriction provided that this copyright statement is not ////
|
//// removed from the file and that any derivative work contains ////
|
//// removed from the file and that any derivative work contains ////
|
//// the original copyright notice and the associated disclaimer. ////
|
//// the original copyright notice and the associated disclaimer. ////
|
//// ////
|
//// ////
|
//// This source file is free software; you can redistribute it ////
|
//// This source file is free software; you can redistribute it ////
|
//// and/or modify it under the terms of the GNU Lesser General ////
|
//// and/or modify it under the terms of the GNU Lesser General ////
|
//// Public License as published by the Free Software Foundation; ////
|
//// Public License as published by the Free Software Foundation; ////
|
//// either version 2.1 of the License, or (at your option) any ////
|
//// either version 2.1 of the License, or (at your option) any ////
|
//// later version. ////
|
//// later version. ////
|
//// ////
|
//// ////
|
//// This source is distributed in the hope that it will be ////
|
//// This source is distributed in the hope that it will be ////
|
//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
|
//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
|
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////
|
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////
|
//// PURPOSE. See the GNU Lesser General Public License for more ////
|
//// PURPOSE. See the GNU Lesser General Public License for more ////
|
//// details. ////
|
//// details. ////
|
//// ////
|
//// ////
|
//// You should have received a copy of the GNU Lesser General ////
|
//// You should have received a copy of the GNU Lesser General ////
|
//// Public License along with this source; if not, download it ////
|
//// Public License along with this source; if not, download it ////
|
//// from http://www.opencores.org/lgpl.shtml ////
|
//// from http://www.opencores.org/lgpl.shtml ////
|
//// ////
|
//// ////
|
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//
|
//
|
// CVS Revision History
|
// CVS Revision History
|
//
|
//
|
// $Log: not supported by cvs2svn $
|
// $Log: or1200_dc_top.v,v $
|
|
// Revision 2.0 2010/06/30 11:00:00 ORSoC
|
|
// Minor update:
|
|
// Bugs fixed.
|
|
//
|
|
// Revision 1.8 2004/04/05 08:29:57 lampret
|
|
// Merged branch_qmem into main tree.
|
|
//
|
// Revision 1.6.4.2 2003/12/09 11:46:48 simons
|
// Revision 1.6.4.2 2003/12/09 11:46:48 simons
|
// Mbist nameing changed, Artisan ram instance signal names fixed, some synthesis waning fixed.
|
// Mbist nameing changed, Artisan ram instance signal names fixed, some synthesis waning fixed.
|
//
|
//
|
// Revision 1.6.4.1 2003/07/08 15:36:37 lampret
|
// Revision 1.6.4.1 2003/07/08 15:36:37 lampret
|
// Added embedded memory QMEM.
|
// Added embedded memory QMEM.
|
//
|
//
|
// Revision 1.6 2002/10/17 20:04:40 lampret
|
// Revision 1.6 2002/10/17 20:04:40 lampret
|
// Added BIST scan. Special VS RAMs need to be used to implement BIST.
|
// Added BIST scan. Special VS RAMs need to be used to implement BIST.
|
//
|
//
|
// Revision 1.5 2002/08/18 19:54:47 lampret
|
// Revision 1.5 2002/08/18 19:54:47 lampret
|
// Added store buffer.
|
// Added store buffer.
|
//
|
//
|
// Revision 1.4 2002/02/11 04:33:17 lampret
|
// Revision 1.4 2002/02/11 04:33:17 lampret
|
// Speed optimizations (removed duplicate _cyc_ and _stb_). Fixed D/IMMU cache-inhibit attr.
|
// Speed optimizations (removed duplicate _cyc_ and _stb_). Fixed D/IMMU cache-inhibit attr.
|
//
|
//
|
// Revision 1.3 2002/01/28 01:16:00 lampret
|
// Revision 1.3 2002/01/28 01:16:00 lampret
|
// Changed 'void' nop-ops instead of insn[0] to use insn[16]. Debug unit stalls the tick timer. Prepared new flag generation for add and and insns. Blocked DC/IC while they are turned off. Fixed I/D MMU SPRs layout except WAYs. TODO: smart IC invalidate, l.j 2 and TLB ways.
|
// Changed 'void' nop-ops instead of insn[0] to use insn[16]. Debug unit stalls the tick timer. Prepared new flag generation for add and and insns. Blocked DC/IC while they are turned off. Fixed I/D MMU SPRs layout except WAYs. TODO: smart IC invalidate, l.j 2 and TLB ways.
|
//
|
//
|
// Revision 1.2 2002/01/14 06:18:22 lampret
|
// Revision 1.2 2002/01/14 06:18:22 lampret
|
// Fixed mem2reg bug in FAST implementation. Updated debug unit to work with new genpc/if.
|
// Fixed mem2reg bug in FAST implementation. Updated debug unit to work with new genpc/if.
|
//
|
//
|
// Revision 1.1 2002/01/03 08:16:15 lampret
|
// Revision 1.1 2002/01/03 08:16:15 lampret
|
// New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs.
|
// New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs.
|
//
|
//
|
// Revision 1.10 2001/10/21 17:57:16 lampret
|
// Revision 1.10 2001/10/21 17:57:16 lampret
|
// Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from dc.v and ic.v. Fixed CR+LF.
|
// Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from dc.v and ic.v. Fixed CR+LF.
|
//
|
//
|
// Revision 1.9 2001/10/14 13:12:09 lampret
|
// Revision 1.9 2001/10/14 13:12:09 lampret
|
// MP3 version.
|
// MP3 version.
|
//
|
//
|
// Revision 1.1.1.1 2001/10/06 10:18:35 igorm
|
// Revision 1.1.1.1 2001/10/06 10:18:35 igorm
|
// no message
|
// no message
|
//
|
//
|
// Revision 1.4 2001/08/13 03:36:20 lampret
|
// Revision 1.4 2001/08/13 03:36:20 lampret
|
// Added cfg regs. Moved all defines into one defines.v file. More cleanup.
|
// Added cfg regs. Moved all defines into one defines.v file. More cleanup.
|
//
|
//
|
// Revision 1.3 2001/08/09 13:39:33 lampret
|
// Revision 1.3 2001/08/09 13:39:33 lampret
|
// Major clean-up.
|
// Major clean-up.
|
//
|
//
|
// Revision 1.2 2001/07/22 03:31:53 lampret
|
// Revision 1.2 2001/07/22 03:31:53 lampret
|
// Fixed RAM's oen bug. Cache bypass under development.
|
// Fixed RAM's oen bug. Cache bypass under development.
|
//
|
//
|
// Revision 1.1 2001/07/20 00:46:03 lampret
|
// Revision 1.1 2001/07/20 00:46:03 lampret
|
// Development version of RTL. Libraries are missing.
|
// Development version of RTL. Libraries are missing.
|
//
|
//
|
//
|
//
|
|
|
// synopsys translate_off
|
// synopsys translate_off
|
`include "timescale.v"
|
`include "timescale.v"
|
// synopsys translate_on
|
// synopsys translate_on
|
`include "or1200_defines.v"
|
`include "or1200_defines.v"
|
|
|
//
|
//
|
// Data cache
|
// Data cache
|
//
|
//
|
module or1200_dc_top(
|
module or1200_dc_top(
|
// Rst, clk and clock control
|
// Rst, clk and clock control
|
clk, rst,
|
clk, rst,
|
|
|
// External i/f
|
// External i/f
|
dcsb_dat_o, dcsb_adr_o, dcsb_cyc_o, dcsb_stb_o, dcsb_we_o, dcsb_sel_o, dcsb_cab_o,
|
dcsb_dat_o, dcsb_adr_o, dcsb_cyc_o, dcsb_stb_o, dcsb_we_o, dcsb_sel_o, dcsb_cab_o,
|
dcsb_dat_i, dcsb_ack_i, dcsb_err_i,
|
dcsb_dat_i, dcsb_ack_i, dcsb_err_i,
|
|
|
// Internal i/f
|
// Internal i/f
|
dc_en,
|
dc_en,
|
dcqmem_adr_i, dcqmem_cycstb_i, dcqmem_ci_i,
|
dcqmem_adr_i, dcqmem_cycstb_i, dcqmem_ci_i,
|
dcqmem_we_i, dcqmem_sel_i, dcqmem_tag_i, dcqmem_dat_i,
|
dcqmem_we_i, dcqmem_sel_i, dcqmem_tag_i, dcqmem_dat_i,
|
dcqmem_dat_o, dcqmem_ack_o, dcqmem_rty_o, dcqmem_err_o, dcqmem_tag_o,
|
dcqmem_dat_o, dcqmem_ack_o, dcqmem_rty_o, dcqmem_err_o, dcqmem_tag_o,
|
|
|
`ifdef OR1200_BIST
|
`ifdef OR1200_BIST
|
// RAM BIST
|
// RAM BIST
|
mbist_si_i, mbist_so_o, mbist_ctrl_i,
|
mbist_si_i, mbist_so_o, mbist_ctrl_i,
|
`endif
|
`endif
|
|
|
// SPRs
|
// SPRs
|
spr_cs, spr_write, spr_dat_i
|
spr_cs, spr_write, spr_dat_i
|
);
|
);
|
|
|
parameter dw = `OR1200_OPERAND_WIDTH;
|
parameter dw = `OR1200_OPERAND_WIDTH;
|
|
|
//
|
//
|
// I/O
|
// I/O
|
//
|
//
|
|
|
//
|
//
|
// Clock and reset
|
// Clock and reset
|
//
|
//
|
input clk;
|
input clk;
|
input rst;
|
input rst;
|
|
|
//
|
//
|
// External I/F
|
// External I/F
|
//
|
//
|
output [dw-1:0] dcsb_dat_o;
|
output [dw-1:0] dcsb_dat_o;
|
output [31:0] dcsb_adr_o;
|
output [31:0] dcsb_adr_o;
|
output dcsb_cyc_o;
|
output dcsb_cyc_o;
|
output dcsb_stb_o;
|
output dcsb_stb_o;
|
output dcsb_we_o;
|
output dcsb_we_o;
|
output [3:0] dcsb_sel_o;
|
output [3:0] dcsb_sel_o;
|
output dcsb_cab_o;
|
output dcsb_cab_o;
|
input [dw-1:0] dcsb_dat_i;
|
input [dw-1:0] dcsb_dat_i;
|
input dcsb_ack_i;
|
input dcsb_ack_i;
|
input dcsb_err_i;
|
input dcsb_err_i;
|
|
|
//
|
//
|
// Internal I/F
|
// Internal I/F
|
//
|
//
|
input dc_en;
|
input dc_en;
|
input [31:0] dcqmem_adr_i;
|
input [31:0] dcqmem_adr_i;
|
input dcqmem_cycstb_i;
|
input dcqmem_cycstb_i;
|
input dcqmem_ci_i;
|
input dcqmem_ci_i;
|
input dcqmem_we_i;
|
input dcqmem_we_i;
|
input [3:0] dcqmem_sel_i;
|
input [3:0] dcqmem_sel_i;
|
input [3:0] dcqmem_tag_i;
|
input [3:0] dcqmem_tag_i;
|
input [dw-1:0] dcqmem_dat_i;
|
input [dw-1:0] dcqmem_dat_i;
|
output [dw-1:0] dcqmem_dat_o;
|
output [dw-1:0] dcqmem_dat_o;
|
output dcqmem_ack_o;
|
output dcqmem_ack_o;
|
output dcqmem_rty_o;
|
output dcqmem_rty_o;
|
output dcqmem_err_o;
|
output dcqmem_err_o;
|
output [3:0] dcqmem_tag_o;
|
output [3:0] dcqmem_tag_o;
|
|
|
`ifdef OR1200_BIST
|
`ifdef OR1200_BIST
|
//
|
//
|
// RAM BIST
|
// RAM BIST
|
//
|
//
|
input mbist_si_i;
|
input mbist_si_i;
|
input [`OR1200_MBIST_CTRL_WIDTH - 1:0] mbist_ctrl_i;
|
input [`OR1200_MBIST_CTRL_WIDTH - 1:0] mbist_ctrl_i;
|
output mbist_so_o;
|
output mbist_so_o;
|
`endif
|
`endif
|
|
|
//
|
//
|
// SPR access
|
// SPR access
|
//
|
//
|
input spr_cs;
|
input spr_cs;
|
input spr_write;
|
input spr_write;
|
input [31:0] spr_dat_i;
|
input [31:0] spr_dat_i;
|
|
|
//
|
//
|
// Internal wires and regs
|
// Internal wires and regs
|
//
|
//
|
wire tag_v;
|
wire tag_v;
|
wire [`OR1200_DCTAG_W-2:0] tag;
|
wire [`OR1200_DCTAG_W-2:0] tag;
|
wire [dw-1:0] to_dcram;
|
wire [dw-1:0] to_dcram;
|
wire [dw-1:0] from_dcram;
|
wire [dw-1:0] from_dcram;
|
wire [31:0] saved_addr;
|
wire [31:0] saved_addr;
|
wire [3:0] dcram_we;
|
wire [3:0] dcram_we;
|
wire dctag_we;
|
wire dctag_we;
|
wire [31:0] dc_addr;
|
wire [31:0] dc_addr;
|
wire dcfsm_biu_read;
|
wire dcfsm_biu_read;
|
wire dcfsm_biu_write;
|
wire dcfsm_biu_write;
|
|
wire dcfsm_biu_sel;
|
reg tagcomp_miss;
|
reg tagcomp_miss;
|
wire [`OR1200_DCINDXH:`OR1200_DCLS] dctag_addr;
|
wire [`OR1200_DCINDXH:`OR1200_DCLS] dctag_addr;
|
wire dctag_en;
|
wire dctag_en;
|
wire dctag_v;
|
wire dctag_v;
|
wire dc_inv;
|
wire dc_inv;
|
wire dcfsm_first_hit_ack;
|
wire dcfsm_first_hit_ack;
|
wire dcfsm_first_miss_ack;
|
wire dcfsm_first_miss_ack;
|
wire dcfsm_first_miss_err;
|
wire dcfsm_first_miss_err;
|
wire dcfsm_burst;
|
wire dcfsm_burst;
|
wire dcfsm_tag_we;
|
wire dcfsm_tag_we;
|
|
wire dcfsm_tag_valid;
|
`ifdef OR1200_BIST
|
`ifdef OR1200_BIST
|
//
|
//
|
// RAM BIST
|
// RAM BIST
|
//
|
//
|
wire mbist_ram_so;
|
wire mbist_ram_so;
|
wire mbist_tag_so;
|
wire mbist_tag_so;
|
wire mbist_ram_si = mbist_si_i;
|
wire mbist_ram_si = mbist_si_i;
|
wire mbist_tag_si = mbist_ram_so;
|
wire mbist_tag_si = mbist_ram_so;
|
assign mbist_so_o = mbist_tag_so;
|
assign mbist_so_o = mbist_tag_so;
|
`endif
|
`endif
|
|
|
//
|
//
|
// Simple assignments
|
// Simple assignments
|
//
|
//
|
assign dcsb_adr_o = dc_addr;
|
assign dcsb_adr_o = dc_addr;
|
assign dc_inv = spr_cs & spr_write;
|
assign dc_inv = spr_cs & spr_write;
|
assign dctag_we = dcfsm_tag_we | dc_inv;
|
assign dctag_we = dcfsm_tag_we | dc_inv;
|
assign dctag_addr = dc_inv ? spr_dat_i[`OR1200_DCINDXH:`OR1200_DCLS] : dc_addr[`OR1200_DCINDXH:`OR1200_DCLS];
|
assign dctag_addr = dc_inv ? spr_dat_i[`OR1200_DCINDXH:`OR1200_DCLS] : dc_addr[`OR1200_DCINDXH:`OR1200_DCLS];
|
assign dctag_en = dc_inv | dc_en;
|
assign dctag_en = dc_inv | dc_en;
|
assign dctag_v = ~dc_inv;
|
//assign dctag_v = ~dc_inv;
|
|
assign dctag_v = dc_inv ? 1'b0 : dcfsm_tag_valid;
|
|
|
//
|
//
|
// Data to BIU is from DCRAM when DC is enabled or from LSU when
|
// Data to BIU is from DCRAM when DC is enabled or from LSU when
|
// DC is disabled
|
// DC is disabled
|
//
|
//
|
assign dcsb_dat_o = dcqmem_dat_i;
|
assign dcsb_dat_o = dcqmem_dat_i;
|
|
|
//
|
//
|
// Bypases of the DC when DC is disabled
|
// Bypases of the DC when DC is disabled
|
//
|
//
|
assign dcsb_cyc_o = (dc_en) ? dcfsm_biu_read | dcfsm_biu_write : dcqmem_cycstb_i;
|
assign dcsb_cyc_o = (dc_en) ? dcfsm_biu_read | dcfsm_biu_write : dcqmem_cycstb_i;
|
assign dcsb_stb_o = (dc_en) ? dcfsm_biu_read | dcfsm_biu_write : dcqmem_cycstb_i;
|
assign dcsb_stb_o = (dc_en) ? dcfsm_biu_read | dcfsm_biu_write : dcqmem_cycstb_i;
|
assign dcsb_we_o = (dc_en) ? dcfsm_biu_write : dcqmem_we_i;
|
assign dcsb_we_o = (dc_en) ? dcfsm_biu_write : dcqmem_we_i;
|
assign dcsb_sel_o = (dc_en & dcfsm_biu_read & !dcfsm_biu_write & !dcqmem_ci_i) ? 4'b1111 : dcqmem_sel_i;
|
//assign dcsb_sel_o = (dc_en & dcfsm_biu_read & !dcfsm_biu_write & !dcqmem_ci_i) ? 4'b1111 : dcqmem_sel_i;
|
assign dcsb_cab_o = (dc_en) ? dcfsm_burst : 1'b0;
|
assign dcsb_sel_o = (dc_en & dcfsm_burst) ? 4'b1111 : dcqmem_sel_i;
|
|
//assign dcsb_cab_o = (dc_en) ? dcsb_cyc_o & dcfsm_burst : 1'b0;
|
|
assign dcsb_cab_o = dc_en & dcfsm_burst & dcsb_cyc_o;
|
assign dcqmem_rty_o = ~dcqmem_ack_o;
|
assign dcqmem_rty_o = ~dcqmem_ack_o;
|
assign dcqmem_tag_o = dcqmem_err_o ? `OR1200_DTAG_BE : dcqmem_tag_i;
|
assign dcqmem_tag_o = dcqmem_err_o ? `OR1200_DTAG_BE : dcqmem_tag_i;
|
|
|
//
|
//
|
// DC/LSU normal and error termination
|
// DC/LSU normal and error termination
|
//
|
//
|
assign dcqmem_ack_o = dc_en ? dcfsm_first_hit_ack | dcfsm_first_miss_ack : dcsb_ack_i;
|
assign dcqmem_ack_o = dc_en ? dcfsm_first_hit_ack | dcfsm_first_miss_ack : dcsb_ack_i;
|
assign dcqmem_err_o = dc_en ? dcfsm_first_miss_err : dcsb_err_i;
|
assign dcqmem_err_o = dc_en ? dcfsm_first_miss_err : dcsb_err_i;
|
|
|
//
|
//
|
// Select between claddr generated by DC FSM and addr[3:2] generated by LSU
|
// Select between claddr generated by DC FSM and addr[3:2] generated by LSU
|
//
|
//
|
//assign dc_addr = (dcfsm_biu_read | dcfsm_biu_write) ? saved_addr : dcqmem_adr_i;
|
//assign dc_addr = (dcfsm_biu_read | dcfsm_biu_write) ? saved_addr : dcqmem_adr_i;
|
|
|
//
|
//
|
// Select between input data generated by LSU or by BIU
|
// Select between input data generated by LSU or by BIU
|
//
|
//
|
assign to_dcram = (dcfsm_biu_read) ? dcsb_dat_i : dcqmem_dat_i;
|
//assign to_dcram = (dcfsm_biu_read) ? dcsb_dat_i : dcqmem_dat_i;
|
|
assign to_dcram = (dcfsm_biu_sel) ? dcsb_dat_i : dcqmem_dat_i;
|
|
|
//
|
//
|
// Select between data generated by DCRAM or passed by BIU
|
// Select between data generated by DCRAM or passed by BIU
|
//
|
//
|
assign dcqmem_dat_o = dcfsm_first_miss_ack | !dc_en ? dcsb_dat_i : from_dcram;
|
assign dcqmem_dat_o = dcfsm_first_miss_ack | !dc_en ? dcsb_dat_i : from_dcram;
|
|
|
//
|
//
|
// Tag comparison
|
// Tag comparison
|
//
|
//
|
always @(tag or saved_addr or tag_v) begin
|
//always @(tag or saved_addr or tag_v) begin
|
if ((tag != saved_addr[31:`OR1200_DCTAGL]) || !tag_v)
|
// if ((tag != saved_addr[31:`OR1200_DCTAGL]) || !tag_v)
|
|
always @(tag or dcqmem_adr_i or tag_v) begin
|
|
if ((tag != dcqmem_adr_i[31:`OR1200_DCTAGL]) || !tag_v)
|
tagcomp_miss = 1'b1;
|
tagcomp_miss = 1'b1;
|
else
|
else
|
tagcomp_miss = 1'b0;
|
tagcomp_miss = 1'b0;
|
end
|
end
|
|
|
//
|
//
|
// Instantiation of DC Finite State Machine
|
// Instantiation of DC Finite State Machine
|
//
|
//
|
or1200_dc_fsm or1200_dc_fsm(
|
or1200_dc_fsm or1200_dc_fsm(
|
.clk(clk),
|
.clk(clk),
|
.rst(rst),
|
.rst(rst),
|
.dc_en(dc_en),
|
.dc_en(dc_en),
|
.dcqmem_cycstb_i(dcqmem_cycstb_i),
|
.dcqmem_cycstb_i(dcqmem_cycstb_i),
|
.dcqmem_ci_i(dcqmem_ci_i),
|
.dcqmem_ci_i(dcqmem_ci_i),
|
.dcqmem_we_i(dcqmem_we_i),
|
.dcqmem_we_i(dcqmem_we_i),
|
.dcqmem_sel_i(dcqmem_sel_i),
|
.dcqmem_sel_i(dcqmem_sel_i),
|
.tagcomp_miss(tagcomp_miss),
|
.tagcomp_miss(tagcomp_miss),
|
.biudata_valid(dcsb_ack_i),
|
.biudata_valid(dcsb_ack_i),
|
.biudata_error(dcsb_err_i),
|
.biudata_error(dcsb_err_i),
|
.start_addr(dcqmem_adr_i),
|
.start_addr(dcqmem_adr_i),
|
.saved_addr(saved_addr),
|
.saved_addr(saved_addr),
|
.dcram_we(dcram_we),
|
.dcram_we(dcram_we),
|
.biu_read(dcfsm_biu_read),
|
.biu_read(dcfsm_biu_read),
|
.biu_write(dcfsm_biu_write),
|
.biu_write(dcfsm_biu_write),
|
|
.biu_sel(dcfsm_biu_sel),
|
.first_hit_ack(dcfsm_first_hit_ack),
|
.first_hit_ack(dcfsm_first_hit_ack),
|
.first_miss_ack(dcfsm_first_miss_ack),
|
.first_miss_ack(dcfsm_first_miss_ack),
|
.first_miss_err(dcfsm_first_miss_err),
|
.first_miss_err(dcfsm_first_miss_err),
|
.burst(dcfsm_burst),
|
.burst(dcfsm_burst),
|
.tag_we(dcfsm_tag_we),
|
.tag_we(dcfsm_tag_we),
|
|
.tag_valid(dcfsm_tag_valid),
|
.dc_addr(dc_addr)
|
.dc_addr(dc_addr)
|
);
|
);
|
|
|
//
|
//
|
// Instantiation of DC main memory
|
// Instantiation of DC main memory
|
//
|
//
|
or1200_dc_ram or1200_dc_ram(
|
or1200_dc_ram or1200_dc_ram(
|
.clk(clk),
|
.clk(clk),
|
.rst(rst),
|
.rst(rst),
|
`ifdef OR1200_BIST
|
`ifdef OR1200_BIST
|
// RAM BIST
|
// RAM BIST
|
.mbist_si_i(mbist_ram_si),
|
.mbist_si_i(mbist_ram_si),
|
.mbist_so_o(mbist_ram_so),
|
.mbist_so_o(mbist_ram_so),
|
.mbist_ctrl_i(mbist_ctrl_i),
|
.mbist_ctrl_i(mbist_ctrl_i),
|
`endif
|
`endif
|
.addr(dc_addr[`OR1200_DCINDXH:2]),
|
.addr(dc_addr[`OR1200_DCINDXH:2]),
|
.en(dc_en),
|
.en(dc_en),
|
.we(dcram_we),
|
.we(dcram_we),
|
.datain(to_dcram),
|
.datain(to_dcram),
|
.dataout(from_dcram)
|
.dataout(from_dcram)
|
);
|
);
|
|
|
//
|
//
|
// Instantiation of DC TAG memory
|
// Instantiation of DC TAG memory
|
//
|
//
|
or1200_dc_tag or1200_dc_tag(
|
or1200_dc_tag or1200_dc_tag(
|
.clk(clk),
|
.clk(clk),
|
.rst(rst),
|
.rst(rst),
|
`ifdef OR1200_BIST
|
`ifdef OR1200_BIST
|
// RAM BIST
|
// RAM BIST
|
.mbist_si_i(mbist_tag_si),
|
.mbist_si_i(mbist_tag_si),
|
.mbist_so_o(mbist_tag_so),
|
.mbist_so_o(mbist_tag_so),
|
.mbist_ctrl_i(mbist_ctrl_i),
|
.mbist_ctrl_i(mbist_ctrl_i),
|
`endif
|
`endif
|
.addr(dctag_addr),
|
.addr(dctag_addr),
|
.en(dctag_en),
|
.en(dctag_en),
|
.we(dctag_we),
|
.we(dctag_we),
|
.datain({dc_addr[31:`OR1200_DCTAGL], dctag_v}),
|
.datain({dc_addr[31:`OR1200_DCTAGL], dctag_v}),
|
.tag_v(tag_v),
|
.tag_v(tag_v),
|
.tag(tag)
|
.tag(tag)
|
);
|
);
|
|
|
endmodule
|
endmodule
|
|
|
