/* pic.c -- Simulation of OpenRISC 1000 programmable interrupt controller
|
/* pic.c -- Simulation of OpenRISC 1000 programmable interrupt controller
|
|
|
Copyright (C) 1999 Damjan Lampret, lampret@opencores.org
|
Copyright (C) 1999 Damjan Lampret, lampret@opencores.org
|
Copyright (C) 2008 Embecosm Limited
|
Copyright (C) 2008 Embecosm Limited
|
|
|
Contributor Jeremy Bennett <jeremy.bennett@embecosm.com>
|
Contributor Jeremy Bennett <jeremy.bennett@embecosm.com>
|
|
|
This file is part of OpenRISC 1000 Architectural Simulator.
|
This file is part of OpenRISC 1000 Architectural Simulator.
|
|
|
This program is free software; you can redistribute it and/or modify it
|
This program is free software; you can redistribute it and/or modify it
|
under the terms of the GNU General Public License as published by the Free
|
under the terms of the GNU General Public License as published by the Free
|
Software Foundation; either version 3 of the License, or (at your option)
|
Software Foundation; either version 3 of the License, or (at your option)
|
any later version.
|
any later version.
|
|
|
This program is distributed in the hope that it will be useful, but WITHOUT
|
This program is distributed in the hope that it will be useful, but WITHOUT
|
ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
more details.
|
more details.
|
|
|
You should have received a copy of the GNU General Public License along
|
You should have received a copy of the GNU General Public License along
|
with this program. If not, see <http://www.gnu.org/licenses/>. */
|
with this program. If not, see <http://www.gnu.org/licenses/>. */
|
|
|
/* This program is commented throughout in a fashion suitable for processing
|
/* This program is commented throughout in a fashion suitable for processing
|
with Doxygen. */
|
with Doxygen. */
|
|
|
|
|
/* Autoconf and/or portability configuration */
|
/* Autoconf and/or portability configuration */
|
#include "config.h"
|
#include "config.h"
|
#include "port.h"
|
#include "port.h"
|
|
|
/* System includes */
|
/* System includes */
|
#include <stdlib.h>
|
#include <stdlib.h>
|
#include <stdio.h>
|
#include <stdio.h>
|
|
|
/* Package includes */
|
/* Package includes */
|
#include "arch.h"
|
#include "arch.h"
|
#include "abstract.h"
|
#include "abstract.h"
|
#include "pic.h"
|
#include "pic.h"
|
#include "opcode/or32.h"
|
#include "opcode/or32.h"
|
#include "spr-defs.h"
|
#include "spr-defs.h"
|
#include "execute.h"
|
#include "execute.h"
|
#include "except.h"
|
#include "except.h"
|
#include "sprs.h"
|
#include "sprs.h"
|
#include "sim-config.h"
|
#include "sim-config.h"
|
#include "sched.h"
|
#include "sched.h"
|
|
|
|
|
/* FIXME: This ugly hack will be removed once the bus architecture gets written
|
/* FIXME: This ugly hack will be removed once the bus architecture gets written
|
*/
|
*/
|
struct pic pic_state_int = { 1, 1 };
|
struct pic pic_state_int = { 1, 1 };
|
|
|
struct pic *pic_state = &pic_state_int;
|
struct pic *pic_state = &pic_state_int;
|
|
|
/* Reset. It initializes PIC registers. */
|
/* Reset. It initializes PIC registers. */
|
void
|
void
|
pic_reset (void)
|
pic_reset (void)
|
{
|
{
|
PRINTFQ ("Resetting PIC.\n");
|
PRINTFQ ("Resetting PIC.\n");
|
cpu_state.sprs[SPR_PICMR] = 0;
|
cpu_state.sprs[SPR_PICMR] = 0;
|
cpu_state.sprs[SPR_PICPR] = 0;
|
cpu_state.sprs[SPR_PICPR] = 0;
|
cpu_state.sprs[SPR_PICSR] = 0;
|
cpu_state.sprs[SPR_PICSR] = 0;
|
}
|
}
|
|
|
/* Handles the reporting of an interrupt if it had to be delayed */
|
/* Handles the reporting of an interrupt if it had to be delayed */
|
static void
|
static void
|
pic_rep_int (void *dat)
|
pic_rep_int (void *dat)
|
{
|
{
|
if (cpu_state.sprs[SPR_PICSR])
|
if (cpu_state.sprs[SPR_PICSR])
|
{
|
{
|
except_handle (EXCEPT_INT, cpu_state.sprs[SPR_EEAR_BASE]);
|
except_handle (EXCEPT_INT, cpu_state.sprs[SPR_EEAR_BASE]);
|
}
|
}
|
}
|
}
|
|
|
/* Called whenever interrupts get enabled */
|
/* Called whenever interrupts get enabled */
|
void
|
void
|
pic_ints_en (void)
|
pic_ints_en (void)
|
{
|
{
|
if ((cpu_state.sprs[SPR_PICMR] & cpu_state.sprs[SPR_PICSR]))
|
if ((cpu_state.sprs[SPR_PICMR] & cpu_state.sprs[SPR_PICSR]))
|
SCHED_ADD (pic_rep_int, NULL, 0);
|
SCHED_ADD (pic_rep_int, NULL, 0);
|
}
|
}
|
|
|
/* Asserts interrupt to the PIC. */
|
/* Asserts interrupt to the PIC. */
|
/* WARNING: If this is called during a simulated instruction (ie. from a read/
|
/* WARNING: If this is called during a simulated instruction (ie. from a read/
|
* write mem callback), the interrupt will be delivered after the instruction
|
* write mem callback), the interrupt will be delivered after the instruction
|
* has finished executeing */
|
* has finished executeing */
|
void
|
void
|
report_interrupt (int line)
|
report_interrupt (int line)
|
{
|
{
|
uint32_t lmask = 1 << line;
|
uint32_t lmask = 1 << line;
|
|
|
/* Disable doze and sleep mode */
|
/* Disable doze and sleep mode */
|
cpu_state.sprs[SPR_PMR] &= ~(SPR_PMR_DME | SPR_PMR_SME);
|
cpu_state.sprs[SPR_PMR] &= ~(SPR_PMR_DME | SPR_PMR_SME);
|
|
|
/* If PIC is disabled, don't set any register, just raise EXCEPT_INT */
|
/* If PIC is disabled, don't set any register, just raise EXCEPT_INT */
|
if (!config.pic.enabled)
|
if (!config.pic.enabled)
|
{
|
{
|
if (cpu_state.sprs[SPR_SR] & SPR_SR_IEE)
|
if (cpu_state.sprs[SPR_SR] & SPR_SR_IEE)
|
except_handle (EXCEPT_INT, cpu_state.sprs[SPR_EEAR_BASE]);
|
except_handle (EXCEPT_INT, cpu_state.sprs[SPR_EEAR_BASE]);
|
return;
|
return;
|
}
|
}
|
|
|
if (cpu_state.pic_lines & lmask)
|
if (cpu_state.pic_lines & lmask)
|
{
|
{
|
/* No edge occured, warn about performance penalty and exit */
|
/* No edge occured, warn about performance penalty and exit */
|
fprintf (stderr, "Warning: Int line %d did not change state\n", line);
|
fprintf (stderr, "Warning: Int line %d did not change state\n", line);
|
return;
|
return;
|
}
|
}
|
|
|
cpu_state.pic_lines |= lmask;
|
cpu_state.pic_lines |= lmask;
|
cpu_state.sprs[SPR_PICSR] |= lmask;
|
cpu_state.sprs[SPR_PICSR] |= lmask;
|
|
|
if ((cpu_state.sprs[SPR_PICMR] & lmask) || line < 2)
|
if ((cpu_state.sprs[SPR_PICMR] & lmask) || line < 2)
|
if (cpu_state.sprs[SPR_SR] & SPR_SR_IEE)
|
if (cpu_state.sprs[SPR_SR] & SPR_SR_IEE)
|
SCHED_ADD (pic_rep_int, NULL, 0);
|
SCHED_ADD (pic_rep_int, NULL, 0);
|
}
|
}
|
|
|
/* Clears an int on a pic line */
|
/* Clears an int on a pic line */
|
void
|
void
|
clear_interrupt (int line)
|
clear_interrupt (int line)
|
{
|
{
|
cpu_state.pic_lines &= ~(1 << line);
|
cpu_state.pic_lines &= ~(1 << line);
|
|
|
if (!config.pic.edge_trigger)
|
if (!config.pic.edge_trigger)
|
cpu_state.sprs[SPR_PICSR] &= ~(1 << line);
|
cpu_state.sprs[SPR_PICSR] &= ~(1 << line);
|
}
|
}
|
|
|
/*----------------------------------------------------[ PIC configuration ]---*/
|
/*----------------------------------------------------[ PIC configuration ]---*/
|
|
|
|
|
/*---------------------------------------------------------------------------*/
|
/*---------------------------------------------------------------------------*/
|
/*!Enable or disable the programmable interrupt controller
|
/*!Enable or disable the programmable interrupt controller
|
|
|
Set the corresponding field in the UPR
|
Set the corresponding field in the UPR
|
|
|
@param[in] val The value to use
|
@param[in] val The value to use
|
@param[in] dat The config data structure (not used here) */
|
@param[in] dat The config data structure (not used here) */
|
/*---------------------------------------------------------------------------*/
|
/*---------------------------------------------------------------------------*/
|
static void
|
static void
|
pic_enabled (union param_val val,
|
pic_enabled (union param_val val,
|
void *dat)
|
void *dat)
|
{
|
{
|
if (val.int_val)
|
if (val.int_val)
|
{
|
{
|
cpu_state.sprs[SPR_UPR] |= SPR_UPR_PICP;
|
cpu_state.sprs[SPR_UPR] |= SPR_UPR_PICP;
|
}
|
}
|
else
|
else
|
{
|
{
|
cpu_state.sprs[SPR_UPR] &= ~SPR_UPR_PICP;
|
cpu_state.sprs[SPR_UPR] &= ~SPR_UPR_PICP;
|
}
|
}
|
|
|
config.pic.enabled = val.int_val;
|
config.pic.enabled = val.int_val;
|
|
|
} /* pic_enabled() */
|
} /* pic_enabled() */
|
|
|
|
|
/*---------------------------------------------------------------------------*/
|
/*---------------------------------------------------------------------------*/
|
/*!Enable or disable edge triggering of interrupts
|
/*!Enable or disable edge triggering of interrupts
|
|
|
@param[in] val The value to use
|
@param[in] val The value to use
|
@param[in] dat The config data structure (not used here) */
|
@param[in] dat The config data structure (not used here) */
|
/*---------------------------------------------------------------------------*/
|
/*---------------------------------------------------------------------------*/
|
static void
|
static void
|
pic_edge_trigger (union param_val val,
|
pic_edge_trigger (union param_val val,
|
void *dat)
|
void *dat)
|
{
|
{
|
config.pic.edge_trigger = val.int_val;
|
config.pic.edge_trigger = val.int_val;
|
|
|
} /* pic_edge_trigger() */
|
} /* pic_edge_trigger() */
|
|
|
|
|
/*---------------------------------------------------------------------------*/
|
/*---------------------------------------------------------------------------*/
|
/*!Initialize a new interrupt controller configuration
|
/*!Initialize a new interrupt controller configuration
|
|
|
ALL parameters are set explicitly to default values in init_defconfig() */
|
ALL parameters are set explicitly to default values in init_defconfig() */
|
/*---------------------------------------------------------------------------*/
|
/*---------------------------------------------------------------------------*/
|
void
|
void
|
reg_pic_sec ()
|
reg_pic_sec ()
|
{
|
{
|
struct config_section *sec = reg_config_sec ("pic", NULL, NULL);
|
struct config_section *sec = reg_config_sec ("pic", NULL, NULL);
|
|
|
reg_config_param (sec, "enabled", paramt_int, pic_enabled);
|
reg_config_param (sec, "enabled", PARAMT_INT, pic_enabled);
|
reg_config_param (sec, "edge_trigger", paramt_int, pic_edge_trigger);
|
reg_config_param (sec, "edge_trigger", PARAMT_INT, pic_edge_trigger);
|
|
|
} /* reg_pic_sec() */
|
} /* reg_pic_sec() */
|
|
|
