OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [testsuite/] [or1ksim.tests/] [except-test.exp] - Diff between revs 104 and 220

Only display areas with differences | Details | Blame | View Log

Rev 104 Rev 220
# except-test.exp. Exception test using DejaGNU under automake
# except-test.exp. Exception test using DejaGNU under automake
# Copyright (C) 2010 Embecosm Limited
# Copyright (C) 2010 Embecosm Limited
# Contributor Jeremy Bennett 
# Contributor Jeremy Bennett 
# This file is part of OpenRISC 1000 Architectural Simulator.
# This file is part of OpenRISC 1000 Architectural Simulator.
# This program is free software; you can redistribute it and/or modify it
# This program is free software; you can redistribute it and/or modify it
# under the terms of the GNU General Public License as published by the Free
# under the terms of the GNU General Public License as published by the Free
# Software Foundation; either version 3 of the License, or (at your option)
# Software Foundation; either version 3 of the License, or (at your option)
# any later version.
# any later version.
# This program is distributed in the hope that it will be useful, but WITHOUT
# This program is distributed in the hope that it will be useful, but WITHOUT
# ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
# ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
# FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
# FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
# more details.
# more details.
# You should have received a copy of the GNU General Public License along
# You should have received a copy of the GNU General Public License along
# with this program.  If not, see .  */
# with this program.  If not, see .  */
# -----------------------------------------------------------------------------
# -----------------------------------------------------------------------------
# This code is commented throughout for use with Doxygen.
# This code is commented throughout for use with Doxygen.
# -----------------------------------------------------------------------------
# -----------------------------------------------------------------------------
# Run the Exception test
# Run the Exception test
run_or1ksim "except-test"                                             \
run_or1ksim "except-test"                                             \
    [list "except_test"                                               \
    [list "except_test"                                               \
          "dtlb_test"                                                 \
          "dtlb_test"                                                 \
          "buserr_test"                                               \
          "buserr_test"                                               \
          "!EXCEPTION: read out of memory (32-bit access to 0400e000)" \
 
          "!EXCEPTION: read out of memory (32-bit access to 04000000)" \
 
          "!EXCEPTION: read out of memory (32-bit access to 04006000)" \
 
          "!EXCEPTION: read out of memory (32-bit access to 04004000)" \
 
          "illegal_insn_test"                                         \
          "illegal_insn_test"                                         \
          "align_test"                                                \
          "align_test"                                                \
          "trap_test"                                                 \
          "trap_test"                                                 \
          "except_priority_test"                                      \
          "except_priority_test"                                      \
          "!EXCEPTION: read out of memory (32-bit access to 0400c000)" \
 
          "!EXCEPTION: read out of memory (32-bit access to 04004000)" \
 
          "!report(0xdeaddead);"                                       \
          "!report(0xdeaddead);"                                       \
          "!exit(0)"]                                                  \
          "!exit(0)"]                                                  \
    "" "except-test/except-test"
    "" "except-test/except-test"
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.