/* flag.S. Test of Or1ksim status register flags
|
/* flag.S. Test of Or1ksim status register flags
|
|
|
Copyright (C) 1999-2006 OpenCores
|
Copyright (C) 1999-2006 OpenCores
|
Copyright (C) 2010 Embecosm Limited
|
Copyright (C) 2010 Embecosm Limited
|
|
|
Contributors various OpenCores participants
|
Contributors various OpenCores participants
|
Contributor Jeremy Bennett
|
Contributor Jeremy Bennett
|
|
|
This file is part of OpenRISC 1000 Architectural Simulator.
|
This file is part of OpenRISC 1000 Architectural Simulator.
|
|
|
This program is free software; you can redistribute it and/or modify it
|
This program is free software; you can redistribute it and/or modify it
|
under the terms of the GNU General Public License as published by the Free
|
under the terms of the GNU General Public License as published by the Free
|
Software Foundation; either version 3 of the License, or (at your option)
|
Software Foundation; either version 3 of the License, or (at your option)
|
any later version.
|
any later version.
|
|
|
This program is distributed in the hope that it will be useful, but WITHOUT
|
This program is distributed in the hope that it will be useful, but WITHOUT
|
ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
more details.
|
more details.
|
|
|
You should have received a copy of the GNU General Public License along
|
You should have received a copy of the GNU General Public License along
|
with this program. If not, see . */
|
with this program. If not, see . */
|
|
|
/* ----------------------------------------------------------------------------
|
/* ----------------------------------------------------------------------------
|
This code is commented throughout for use with Doxygen.
|
This code is commented throughout for use with Doxygen.
|
--------------------------------------------------------------------------*/
|
--------------------------------------------------------------------------*/
|
|
|
/* Basic SR flag test */
|
/* Basic SR flag test */
|
|
|
#include "spr-defs.h"
|
#include "spr-defs.h"
|
|
|
#define SET_ARITH_FLAG 0 /* If this is not set this test has no meaning */
|
#define SET_ARITH_FLAG 0 /* If this is not set this test has no meaning */
|
|
|
.section .except, "ax"
|
.section .except, "ax"
|
l.movhi r10,0x8000
|
|
|
|
.section .text
|
|
.org 0x100
|
.org 0x100
|
_reset:
|
_reset:
|
l.nop
|
l.nop
|
|
|
l.movhi r10,0x8000
|
l.movhi r10,0x8000
|
l.addi r11,r0,-1
|
l.addi r11,r0,-1
|
l.addi r12,r0,2
|
l.addi r12,r0,2
|
l.addi r13,r0,0x5678
|
l.addi r13,r0,0x5678
|
l.movhi r14,0xdead
|
l.movhi r14,0xdead
|
l.ori r14,r14,0xdead
|
l.ori r14,r14,0xdead
|
l.addi r15,r0,0xdead
|
l.addi r15,r0,0xdead
|
|
l.movhi r3,hi(start)
|
|
l.ori r3,r3,lo(start)
|
|
l.jr r3
|
|
l.nop
|
|
|
|
|
|
.section .text
|
|
start:
|
/* Test start */
|
/* Test start */
|
|
|
#if SET_ARITH_FLAG
|
#if SET_ARITH_FLAG
|
/* Simple zero test */
|
/* Simple zero test */
|
l.addi r1,r0,1 /* f = 0 */
|
l.addi r1,r0,1 /* f = 0 */
|
l.addi r1, r0, 0
|
l.addi r1, r0, 0
|
l.bnf _err
|
l.bnf _err
|
l.bf _err
|
l.bf _err
|
l.addi r1,r0,1 /* f = 0 */
|
l.addi r1,r0,1 /* f = 0 */
|
l.add r1, r0, r0
|
l.add r1, r0, r0
|
l.bnf _err
|
l.bnf _err
|
l.addi r1,r0,1 /* f = 0 */
|
l.addi r1,r0,1 /* f = 0 */
|
l.andi r1, r0, 0
|
l.andi r1, r0, 0
|
l.bnf _err
|
l.bnf _err
|
l.addi r1,r0,1 /* f = 0 */
|
l.addi r1,r0,1 /* f = 0 */
|
l.and r1, r0, r0
|
l.and r1, r0, r0
|
l.bnf _err
|
l.bnf _err
|
|
|
l.addi r1,r0,1 /* f = 0 */
|
l.addi r1,r0,1 /* f = 0 */
|
l.sub r1, r0, r0
|
l.sub r1, r0, r0
|
l.bf _err
|
l.bf _err
|
l.or r1, r0, r0
|
l.or r1, r0, r0
|
l.bf _err
|
l.bf _err
|
l.ori r1, r0, 0
|
l.ori r1, r0, 0
|
l.bf _err
|
l.bf _err
|
l.xor r1, r0, r0
|
l.xor r1, r0, r0
|
l.bf _err
|
l.bf _err
|
l.xori r1, r0, 0
|
l.xori r1, r0, 0
|
l.bf _err
|
l.bf _err
|
|
|
l.addi r1,r0,0 /* f = 1 */
|
l.addi r1,r0,0 /* f = 1 */
|
l.sub r1, r0, r0
|
l.sub r1, r0, r0
|
l.bnf _err
|
l.bnf _err
|
l.or r1, r0, r0
|
l.or r1, r0, r0
|
l.bnf _err
|
l.bnf _err
|
l.ori r1, r0, 0
|
l.ori r1, r0, 0
|
l.bnf _err
|
l.bnf _err
|
l.xor r1, r0, r0
|
l.xor r1, r0, r0
|
l.bnf _err
|
l.bnf _err
|
l.xori r1, r0, 0
|
l.xori r1, r0, 0
|
l.bnf _err
|
l.bnf _err
|
|
|
l.addi r1,r0,0 /* f = 1 */
|
l.addi r1,r0,0 /* f = 1 */
|
l.addi r1, r0, 0xdead
|
l.addi r1, r0, 0xdead
|
l.bf _err
|
l.bf _err
|
l.addi r1,r0,0 /* f = 1 */
|
l.addi r1,r0,0 /* f = 1 */
|
l.add r1, r0, r15
|
l.add r1, r0, r15
|
l.bf _err
|
l.bf _err
|
l.addi r1,r0,0 /* f = 1 */
|
l.addi r1,r0,0 /* f = 1 */
|
l.andi r1, r11, 0xdead
|
l.andi r1, r11, 0xdead
|
l.bf _err
|
l.bf _err
|
l.addi r1,r0,0 /* f = 1 */
|
l.addi r1,r0,0 /* f = 1 */
|
l.and r1, r11, r15
|
l.and r1, r11, r15
|
l.bf _err
|
l.bf _err
|
|
|
l.addi r1,r0,0 /* f = 1 */
|
l.addi r1,r0,0 /* f = 1 */
|
l.addi r1, r11, 0
|
l.addi r1, r11, 0
|
l.bf _err
|
l.bf _err
|
l.addi r1,r0,0 /* f = 1 */
|
l.addi r1,r0,0 /* f = 1 */
|
l.add r1, r11, r0
|
l.add r1, r11, r0
|
l.bf _err
|
l.bf _err
|
l.addi r1,r0,0 /* f = 1 */
|
l.addi r1,r0,0 /* f = 1 */
|
l.andi r1, r11, 0x1234
|
l.andi r1, r11, 0x1234
|
l.bf _err
|
l.bf _err
|
l.addi r1,r0,0 /* f = 1 */
|
l.addi r1,r0,0 /* f = 1 */
|
l.and r1, r11, r10
|
l.and r1, r11, r10
|
l.bf _err
|
l.bf _err
|
#endif
|
#endif
|
|
|
l.movhi r3,0xdead
|
l.movhi r3,0xdead
|
l.ori r3,r3,0xdead
|
l.ori r3,r3,0xdead
|
l.nop NOP_REPORT
|
l.nop NOP_REPORT
|
l.ori r3,r0,0
|
l.ori r3,r0,0
|
l.nop NOP_EXIT
|
l.nop NOP_EXIT
|
|
|
_err:
|
_err:
|
l.ori r3,r1,0
|
l.ori r3,r1,0
|
l.nop NOP_REPORT
|
l.nop NOP_REPORT
|
l.mfspr r3,r0,SPR_SR
|
l.mfspr r3,r0,SPR_SR
|
l.nop NOP_REPORT
|
l.nop NOP_REPORT
|
l.nop NOP_EXIT
|
l.nop NOP_EXIT
|
|
|