/* int-test.S. Test of Or1ksim interrupt handling
|
/* int-test.S. Test of Or1ksim interrupt handling
|
|
|
Copyright (C) 1999-2006 OpenCores
|
Copyright (C) 1999-2006 OpenCores
|
Copyright (C) 2010 Embecosm Limited
|
Copyright (C) 2010 Embecosm Limited
|
|
|
Contributors various OpenCores participants
|
Contributors various OpenCores participants
|
Contributor Jeremy Bennett
|
Contributor Jeremy Bennett
|
|
|
This file is part of OpenRISC 1000 Architectural Simulator.
|
This file is part of OpenRISC 1000 Architectural Simulator.
|
|
|
This program is free software; you can redistribute it and/or modify it
|
This program is free software; you can redistribute it and/or modify it
|
under the terms of the GNU General Public License as published by the Free
|
under the terms of the GNU General Public License as published by the Free
|
Software Foundation; either version 3 of the License, or (at your option)
|
Software Foundation; either version 3 of the License, or (at your option)
|
any later version.
|
any later version.
|
|
|
This program is distributed in the hope that it will be useful, but WITHOUT
|
This program is distributed in the hope that it will be useful, but WITHOUT
|
ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
more details.
|
more details.
|
|
|
You should have received a copy of the GNU General Public License along
|
You should have received a copy of the GNU General Public License along
|
with this program. If not, see . */
|
with this program. If not, see . */
|
|
|
/* ----------------------------------------------------------------------------
|
/* ----------------------------------------------------------------------------
|
This code is commented throughout for use with Doxygen.
|
This code is commented throughout for use with Doxygen.
|
--------------------------------------------------------------------------*/
|
--------------------------------------------------------------------------*/
|
|
|
/* NOTE. This is not a test of the Programmable Interrupt Controller.
|
/* NOTE. This is not a test of the Programmable Interrupt Controller.
|
|
|
Within the test we'll use following global variables:
|
Within the test we'll use following global variables:
|
|
|
r16 interrupt counter
|
r16 interrupt counter
|
r17 current tick timer comparison counter
|
r17 current tick timer comparison counter
|
r18 sanity counter
|
r18 sanity counter
|
r19 loop counter
|
r19 loop counter
|
r20 temp value of SR reg
|
r20 temp value of SR reg
|
r21 temp value of TTMR reg.
|
r21 temp value of TTMR reg.
|
r23 RAM_START
|
r23 RAM_START
|
|
|
r25-r31 used by int handler
|
r25-r31 used by int handler
|
|
|
The test do the following:
|
The test do the following:
|
We set up the tick timer to trigger once and then we trigger interrupts
|
We set up the tick timer to trigger once and then we trigger interrupts
|
incrementally on every cycle in the specified test program; on interrupt
|
incrementally on every cycle in the specified test program; on interrupt
|
handler we check if data computed so far exactly matches precalculated
|
handler we check if data computed so far exactly matches precalculated
|
values. If interrupt has returned incorreclty, we can detect this using
|
values. If interrupt has returned incorreclty, we can detect this using
|
assertion routine at the end.
|
assertion routine at the end.
|
*/
|
*/
|
|
|
#include "spr-defs.h"
|
#include "spr-defs.h"
|
#include "board.h"
|
#include "board.h"
|
|
|
#define RAM_START 0x00000000
|
#define RAM_START 0x00000000
|
|
|
#define MC_CSR (0x00)
|
|
#define MC_POC (0x04)
|
|
#define MC_BA_MASK (0x08)
|
|
#define MC_CSC(i) (0x10 + (i) * 8)
|
|
#define MC_TMS(i) (0x14 + (i) * 8)
|
|
|
|
.section .reset, "ax"
|
.section .except,"ax"
|
|
|
.org 0x100
|
.org 0x100
|
|
|
_reset_vector:
|
_reset_vector:
|
l.addi r2,r0,0x0
|
l.addi r2,r0,0x0
|
l.addi r3,r0,0x0
|
l.addi r3,r0,0x0
|
l.addi r4,r0,0x0
|
l.addi r4,r0,0x0
|
l.addi r5,r0,0x0
|
l.addi r5,r0,0x0
|
l.addi r6,r0,0x0
|
l.addi r6,r0,0x0
|
l.addi r7,r0,0x0
|
l.addi r7,r0,0x0
|
l.addi r8,r0,0x0
|
l.addi r8,r0,0x0
|
l.addi r9,r0,0x0
|
l.addi r9,r0,0x0
|
l.addi r10,r0,0x0
|
l.addi r10,r0,0x0
|
l.addi r11,r0,0x0
|
l.addi r11,r0,0x0
|
l.addi r12,r0,0x0
|
l.addi r12,r0,0x0
|
l.addi r13,r0,0x0
|
l.addi r13,r0,0x0
|
l.addi r14,r0,0x0
|
l.addi r14,r0,0x0
|
l.addi r15,r0,0x0
|
l.addi r15,r0,0x0
|
l.addi r16,r0,0x0
|
l.addi r16,r0,0x0
|
l.addi r17,r0,0x0
|
l.addi r17,r0,0x0
|
l.addi r18,r0,0x0
|
l.addi r18,r0,0x0
|
l.addi r19,r0,0x0
|
l.addi r19,r0,0x0
|
l.addi r20,r0,0x0
|
l.addi r20,r0,0x0
|
l.addi r21,r0,0x0
|
l.addi r21,r0,0x0
|
l.addi r22,r0,0x0
|
l.addi r22,r0,0x0
|
l.addi r23,r0,0x0
|
l.addi r23,r0,0x0
|
l.addi r24,r0,0x0
|
l.addi r24,r0,0x0
|
l.addi r25,r0,0x0
|
l.addi r25,r0,0x0
|
l.addi r26,r0,0x0
|
l.addi r26,r0,0x0
|
l.addi r27,r0,0x0
|
l.addi r27,r0,0x0
|
l.addi r28,r0,0x0
|
l.addi r28,r0,0x0
|
l.addi r29,r0,0x0
|
l.addi r29,r0,0x0
|
l.addi r30,r0,0x0
|
l.addi r30,r0,0x0
|
l.addi r31,r0,0x0
|
l.addi r31,r0,0x0
|
|
|
l.movhi r3,hi(start)
|
l.movhi r3,hi(_start)
|
l.ori r3,r3,lo(start)
|
l.ori r3,r3,lo(_start)
|
l.jr r3
|
l.jr r3
|
l.nop
|
l.nop
|
start:
|
|
l.jal _init_mc
|
|
l.nop
|
|
|
|
/* Setup exception wrapper */
|
|
l.movhi r3,hi(_src_beg)
|
|
l.ori r3,r3,lo(_src_beg)
|
|
l.movhi r4,hi(_dst_beg)
|
|
l.ori r4,r4,lo(_dst_beg)
|
|
l.movhi r5,hi(_dst_end)
|
|
l.ori r5,r5,lo(_dst_end)
|
|
l.sub r5,r5,r4
|
|
l.sfeqi r5,0
|
|
l.bf 2f
|
|
l.nop
|
|
1:
|
|
l.lwz r6,0(r3)
|
|
l.sw 0(r4),r6
|
|
l.addi r3,r3,4
|
|
l.addi r4,r4,4
|
|
l.addi r5,r5,-4
|
|
l.sfgtsi r5,0
|
|
l.bf 1b
|
|
l.nop
|
|
2:
|
|
l.movhi r2,hi(_main)
|
|
l.ori r2,r2,lo(_main)
|
|
l.jr r2
|
|
l.nop
|
|
|
|
_init_mc:
|
|
|
|
l.movhi r3,hi(MC_BASE_ADDR)
|
|
l.ori r3,r3,lo(MC_BASE_ADDR)
|
|
|
|
l.addi r4,r3,MC_CSC(0)
|
|
l.movhi r5,hi(FLASH_BASE_ADDR)
|
|
l.srai r5,r5,6
|
|
l.ori r5,r5,0x0025
|
|
l.sw 0(r4),r5
|
|
|
|
l.addi r4,r3,MC_TMS(0)
|
|
l.movhi r5,hi(FLASH_TMS_VAL)
|
|
l.ori r5,r5,lo(FLASH_TMS_VAL)
|
|
l.sw 0(r4),r5
|
|
|
|
l.addi r4,r3,MC_BA_MASK
|
|
l.addi r5,r0,MC_MASK_VAL
|
|
l.sw 0(r4),r5
|
|
|
|
l.addi r4,r3,MC_CSR
|
|
l.movhi r5,hi(MC_CSR_VAL)
|
|
l.ori r5,r5,lo(MC_CSR_VAL)
|
|
l.sw 0(r4),r5
|
|
|
|
l.addi r4,r3,MC_TMS(1)
|
|
l.movhi r5,hi(SDRAM_TMS_VAL)
|
|
l.ori r5,r5,lo(SDRAM_TMS_VAL)
|
|
l.sw 0(r4),r5
|
|
|
|
l.addi r4,r3,MC_CSC(1)
|
|
l.movhi r5,hi(SDRAM_BASE_ADDR)
|
|
l.srai r5,r5,6
|
|
l.ori r5,r5,0x0411
|
|
l.sw 0(r4),r5
|
|
|
|
l.jr r9
|
|
l.nop
|
|
|
|
.section .text
|
|
|
|
|
.org 0x500
|
|
_tick_handler:
|
#
|
#
|
# Tick timer exception handler
|
# Tick timer exception handler
|
#
|
#
|
|
|
l.addi r31,r3,0
|
l.addi r31,r3,0
|
# get interrupted program pc
|
# get interrupted program pc
|
l.mfspr r25,r0,SPR_EPCR_BASE
|
l.mfspr r25,r0,SPR_EPCR_BASE
|
|
|
# calculate instruction address
|
# calculate instruction address
|
l.movhi r26,hi(_ie_start)
|
l.movhi r26,hi(_ie_start)
|
l.ori r26,r26,lo(_ie_start)
|
l.ori r26,r26,lo(_ie_start)
|
l.addi r3,r25,0 #print insn index
|
l.addi r3,r25,0 #print insn index
|
l.nop 2
|
l.nop 2
|
l.sub r25,r25,r26
|
l.sub r25,r25,r26
|
l.addi r3,r25,0 #print insn index
|
l.addi r3,r25,0 #print insn index
|
l.nop 2
|
l.nop 2
|
|
|
l.addi r3,r31,0 # restore r3
|
l.addi r3,r31,0 # restore r3
|
l.sfeqi r25, 0x00
|
l.sfeqi r25, 0x00
|
l.bf _i00
|
l.bf _i00
|
l.sfeqi r25, 0x04
|
l.sfeqi r25, 0x04
|
l.bf _i04
|
l.bf _i04
|
l.sfeqi r25, 0x08
|
l.sfeqi r25, 0x08
|
l.bf _i08
|
l.bf _i08
|
l.sfeqi r25, 0x0c
|
l.sfeqi r25, 0x0c
|
l.bf _i0c
|
l.bf _i0c
|
l.sfeqi r25, 0x10
|
l.sfeqi r25, 0x10
|
l.bf _i10
|
l.bf _i10
|
l.sfeqi r25, 0x14
|
l.sfeqi r25, 0x14
|
l.bf _i14
|
l.bf _i14
|
l.sfeqi r25, 0x18
|
l.sfeqi r25, 0x18
|
l.bf _i18
|
l.bf _i18
|
l.sfeqi r25, 0x1c
|
l.sfeqi r25, 0x1c
|
l.bf _i1c
|
l.bf _i1c
|
l.sfeqi r25, 0x20
|
l.sfeqi r25, 0x20
|
l.bf _i20
|
l.bf _i20
|
l.sfeqi r25, 0x24
|
l.sfeqi r25, 0x24
|
l.bf _i24
|
l.bf _i24
|
l.sfeqi r25, 0x28
|
l.sfeqi r25, 0x28
|
l.bf _i28
|
l.bf _i28
|
l.sfeqi r25, 0x2c
|
l.sfeqi r25, 0x2c
|
l.bf _i2c
|
l.bf _i2c
|
l.sfeqi r25, 0x30
|
l.sfeqi r25, 0x30
|
l.bf _i30
|
l.bf _i30
|
l.sfeqi r25, 0x34
|
l.sfeqi r25, 0x34
|
l.bf _i34
|
l.bf _i34
|
l.sfeqi r25, 0x38
|
l.sfeqi r25, 0x38
|
l.bf _i38
|
l.bf _i38
|
l.nop
|
l.nop
|
|
|
# value not defined
|
# value not defined
|
_die:
|
_die:
|
l.nop 2 #print r3
|
l.nop 2 #print r3
|
|
|
l.addi r3,r0,0xeeee
|
l.addi r3,r0,0xeeee
|
l.nop 2
|
l.nop 2
|
l.addi r3,r0,1
|
l.addi r3,r0,1
|
l.nop 1
|
l.nop 1
|
1:
|
1:
|
l.j 1b
|
l.j 1b
|
l.nop
|
l.nop
|
|
|
|
|
|
.section .text
|
|
|
|
_start:
|
|
|
|
l.movhi r3,hi(_main)
|
|
l.ori r3,r3,lo(_main)
|
|
l.jr r3
|
|
l.nop
|
|
|
|
|
_main:
|
_main:
|
l.nop
|
l.nop
|
l.addi r3,r0,SPR_SR_SM
|
l.addi r3,r0,SPR_SR_SM
|
l.mtspr r0,r3,SPR_SR
|
l.mtspr r0,r3,SPR_SR
|
l.nop
|
l.nop
|
|
|
#
|
#
|
# set tick counter to initial 3 cycles
|
# set tick counter to initial 3 cycles
|
#
|
#
|
l.addi r16,r0,0
|
l.addi r16,r0,0
|
l.addi r17,r0,1
|
l.addi r17,r0,1
|
l.addi r18,r0,0
|
l.addi r18,r0,0
|
l.addi r19,r0,0
|
l.addi r19,r0,0
|
l.addi r22,r0,0
|
l.addi r22,r0,0
|
|
|
l.movhi r23,hi(RAM_START)
|
l.movhi r23,hi(RAM_START)
|
l.ori r23,r23,lo(RAM_START)
|
l.ori r23,r23,lo(RAM_START)
|
|
|
# Set r20 to hold enable tick exception
|
# Set r20 to hold enable tick exception
|
l.mfspr r20,r0,SPR_SR
|
l.mfspr r20,r0,SPR_SR
|
l.ori r20,r20,SPR_SR_SM|SPR_SR_TEE|SPR_SR_F
|
l.ori r20,r20,SPR_SR_SM|SPR_SR_TEE|SPR_SR_F
|
|
|
# Set r21 to hold value of TTMR
|
# Set r21 to hold value of TTMR
|
l.movhi r5,hi(SPR_TTMR_SR | SPR_TTMR_IE)
|
l.movhi r5,hi(SPR_TTMR_SR | SPR_TTMR_IE)
|
l.add r21,r5,r17
|
l.add r21,r5,r17
|
|
|
#
|
#
|
# MAIN LOOP
|
# MAIN LOOP
|
#
|
#
|
_main_loop:
|
_main_loop:
|
# reinitialize memory and registers
|
# reinitialize memory and registers
|
l.addi r3,r0,0xaaaa
|
l.addi r3,r0,0xaaaa
|
l.addi r9,r0,0xbbbb
|
l.addi r9,r0,0xbbbb
|
l.sw 0(r23),r3
|
l.sw 0(r23),r3
|
l.sw 4(r23),r9
|
l.sw 4(r23),r9
|
l.sw 8(r23),r3
|
l.sw 8(r23),r3
|
|
|
# Reinitializes tick timer
|
# Reinitializes tick timer
|
l.addi r17,r17,1
|
l.addi r17,r17,1
|
l.mtspr r0,r0,SPR_TTCR # set TTCR
|
l.mtspr r0,r0,SPR_TTCR # set TTCR
|
l.mtspr r0,r21,SPR_TTMR # set TTMR
|
l.mtspr r0,r21,SPR_TTMR # set TTMR
|
l.mtspr r0,r0,SPR_TTCR # set TTCR
|
l.mtspr r0,r0,SPR_TTCR # set TTCR
|
l.addi r21,r21,1
|
l.addi r21,r21,1
|
|
|
# Enable exceptions and interrupts
|
# Enable exceptions and interrupts
|
l.mtspr r0,r20,SPR_SR # set SR
|
l.mtspr r0,r20,SPR_SR # set SR
|
|
|
##### TEST CODE #####
|
##### TEST CODE #####
|
_ie_start:
|
_ie_start:
|
l.movhi r3,0x1234 #00
|
l.movhi r3,0x1234 #00
|
l.sw 0(r23),r3 #04
|
l.sw 0(r23),r3 #04
|
l.movhi r3,hi(RAM_START) #08
|
l.movhi r3,hi(RAM_START) #08
|
l.lwz r3,0(r3) #0c
|
l.lwz r3,0(r3) #0c
|
l.movhi r3,hi(RAM_START) #10
|
l.movhi r3,hi(RAM_START) #10
|
l.addi r3,r3,4 #14
|
l.addi r3,r3,4 #14
|
l.j 1f #18
|
l.j 1f #18
|
l.lwz r3,0(r3) #1c
|
l.lwz r3,0(r3) #1c
|
l.addi r3,r3,1 #20
|
l.addi r3,r3,1 #20
|
1:
|
1:
|
l.sfeqi r3,0xdead #24
|
l.sfeqi r3,0xdead #24
|
l.jal 2f #28
|
l.jal 2f #28
|
l.addi r3,r0,0x5678 #2c
|
l.addi r3,r0,0x5678 #2c
|
|
|
_return_addr:
|
_return_addr:
|
2:
|
2:
|
l.bf _die #30
|
l.bf _die #30
|
l.sw 8(r23),r3 #34
|
l.sw 8(r23),r3 #34
|
_ie_end:
|
_ie_end:
|
l.nop #38
|
l.nop #38
|
##### END OF TEST CODE #####
|
##### END OF TEST CODE #####
|
|
|
# do some testing
|
# do some testing
|
|
|
l.j _main_loop
|
l.j _main_loop
|
l.nop
|
l.nop
|
|
|
_i00:
|
_i00:
|
l.sfeqi r3,0xaaaa
|
l.sfeqi r3,0xaaaa
|
l.bnf _die
|
l.bnf _die
|
l.nop
|
l.nop
|
l.j _resume
|
l.j _resume
|
l.nop
|
l.nop
|
_i04:
|
_i04:
|
l.movhi r26,0x1234
|
l.movhi r26,0x1234
|
l.sfeq r3,r26
|
l.sfeq r3,r26
|
l.bnf _die
|
l.bnf _die
|
l.nop
|
l.nop
|
l.lwz r26,0(r23)
|
l.lwz r26,0(r23)
|
l.sfeqi r26,0xaaaa
|
l.sfeqi r26,0xaaaa
|
l.bnf _die
|
l.bnf _die
|
l.nop
|
l.nop
|
l.j _resume
|
l.j _resume
|
l.nop
|
l.nop
|
_i08:
|
_i08:
|
l.movhi r26,0x1234
|
l.movhi r26,0x1234
|
l.sfeq r3,r26
|
l.sfeq r3,r26
|
l.bnf _die
|
l.bnf _die
|
l.nop
|
l.nop
|
l.lwz r27,0(r23)
|
l.lwz r27,0(r23)
|
l.sfeq r27,r26
|
l.sfeq r27,r26
|
l.bnf _die
|
l.bnf _die
|
l.nop
|
l.nop
|
l.j _resume
|
l.j _resume
|
l.nop
|
l.nop
|
_i0c:
|
_i0c:
|
l.sfeq r3,r23
|
l.sfeq r3,r23
|
l.bnf _die
|
l.bnf _die
|
l.nop
|
l.nop
|
l.j _resume
|
l.j _resume
|
l.nop
|
l.nop
|
_i10:
|
_i10:
|
l.movhi r26,0x1234
|
l.movhi r26,0x1234
|
l.sfeq r26,r3
|
l.sfeq r26,r3
|
l.bnf _die
|
l.bnf _die
|
l.nop
|
l.nop
|
l.j _resume
|
l.j _resume
|
l.nop
|
l.nop
|
_i14:
|
_i14:
|
l.sfeq r3,r23
|
l.sfeq r3,r23
|
l.bnf _die
|
l.bnf _die
|
l.nop
|
l.nop
|
l.j _resume
|
l.j _resume
|
l.nop
|
l.nop
|
_i18:
|
_i18:
|
l.addi r26,r23,4
|
l.addi r26,r23,4
|
l.sfeq r3,r26
|
l.sfeq r3,r26
|
l.bnf _die
|
l.bnf _die
|
l.nop
|
l.nop
|
l.j _resume
|
l.j _resume
|
l.nop
|
l.nop
|
_i1c:
|
_i1c:
|
l.j _die
|
l.j _die
|
l.nop
|
l.nop
|
_i20:
|
_i20:
|
l.j _die
|
l.j _die
|
l.nop
|
l.nop
|
_i24:
|
_i24:
|
l.mfspr r26,r0,SPR_ESR_BASE
|
l.mfspr r26,r0,SPR_ESR_BASE
|
l.addi r30,r3,0
|
l.addi r30,r3,0
|
l.addi r3,r26,0
|
l.addi r3,r26,0
|
l.nop 2
|
l.nop 2
|
l.addi r3,r30,0
|
l.addi r3,r30,0
|
l.andi r26,r26,SPR_SR_F
|
l.andi r26,r26,SPR_SR_F
|
l.sfeq r26,r0
|
l.sfeq r26,r0
|
/* l.bnf _die */
|
/* l.bnf _die */
|
l.nop
|
l.nop
|
l.sfeqi r3,0xbbbb
|
l.sfeqi r3,0xbbbb
|
l.bnf _die
|
l.bnf _die
|
l.nop
|
l.nop
|
l.j _resume
|
l.j _resume
|
l.nop
|
l.nop
|
_i28:
|
_i28:
|
l.mfspr r26,r0,SPR_ESR_BASE
|
l.mfspr r26,r0,SPR_ESR_BASE
|
l.addi r30,r3,0
|
l.addi r30,r3,0
|
l.addi r3,r26,0
|
l.addi r3,r26,0
|
l.nop 2
|
l.nop 2
|
l.addi r3,r30,0
|
l.addi r3,r30,0
|
l.andi r26,r26,SPR_SR_F
|
l.andi r26,r26,SPR_SR_F
|
l.sfeq r26,r0
|
l.sfeq r26,r0
|
l.bnf _die
|
l.bnf _die
|
l.nop
|
l.nop
|
l.sfeqi r22,1
|
l.sfeqi r22,1
|
l.bf _resume
|
l.bf _resume
|
l.addi r22,r0,1
|
l.addi r22,r0,1
|
l.sfeqi r9,0xbbbb
|
l.sfeqi r9,0xbbbb
|
l.bnf _die
|
l.bnf _die
|
l.nop
|
l.nop
|
l.j _resume
|
l.j _resume
|
l.nop
|
l.nop
|
_i2c:
|
_i2c:
|
l.movhi r26,hi(_return_addr)
|
l.movhi r26,hi(_return_addr)
|
l.ori r26,r26,lo(_return_addr)
|
l.ori r26,r26,lo(_return_addr)
|
l.sfeq r9,r26
|
l.sfeq r9,r26
|
l.bnf _die
|
l.bnf _die
|
l.nop
|
l.nop
|
l.sfeqi r3,0xbbbb
|
l.sfeqi r3,0xbbbb
|
l.bnf _die
|
l.bnf _die
|
l.nop
|
l.nop
|
l.j _resume
|
l.j _resume
|
l.nop
|
l.nop
|
_i30:
|
_i30:
|
l.sfeqi r3,0x5678
|
l.sfeqi r3,0x5678
|
l.bnf _die
|
l.bnf _die
|
l.nop
|
l.nop
|
l.j _resume
|
l.j _resume
|
l.nop
|
l.nop
|
_i34:
|
_i34:
|
l.sfeqi r3,0x5678
|
l.sfeqi r3,0x5678
|
l.bnf _die
|
l.bnf _die
|
l.nop
|
l.nop
|
l.lwz r26,8(r23)
|
l.lwz r26,8(r23)
|
l.sfeqi r26,0xaaaa
|
l.sfeqi r26,0xaaaa
|
l.bnf _die
|
l.bnf _die
|
l.nop
|
l.nop
|
l.j _resume
|
l.j _resume
|
l.nop
|
l.nop
|
_i38:
|
_i38:
|
l.lwz r26,8(r23)
|
l.lwz r26,8(r23)
|
l.sfeqi r26,0x5678
|
l.sfeqi r26,0x5678
|
l.bnf _die
|
l.bnf _die
|
l.nop
|
l.nop
|
#
|
#
|
# mark finished ok
|
# mark finished ok
|
#
|
#
|
l.movhi r3,hi(0xdeaddead)
|
l.movhi r3,hi(0xdeaddead)
|
l.ori r3,r3,lo(0xdeaddead)
|
l.ori r3,r3,lo(0xdeaddead)
|
l.nop 2
|
l.nop 2
|
l.addi r3,r0,0
|
l.addi r3,r0,0
|
l.nop 1
|
l.nop 1
|
_ok:
|
_ok:
|
l.j _ok
|
l.j _ok
|
l.nop
|
l.nop
|
|
|
_resume:
|
_resume:
|
l.mfspr r27,r0,SPR_ESR_BASE
|
l.mfspr r27,r0,SPR_ESR_BASE
|
l.addi r26,r0,SPR_SR_TEE
|
l.addi r26,r0,SPR_SR_TEE
|
l.addi r28,r0,-1
|
l.addi r28,r0,-1
|
l.xor r26,r26,r28
|
l.xor r26,r26,r28
|
l.and r26,r26,r27
|
l.and r26,r26,r27
|
l.mtspr r0,r26,SPR_ESR_BASE
|
l.mtspr r0,r26,SPR_ESR_BASE
|
|
|
l.rfe
|
l.rfe
|
l.addi r3,r3,5 # should not be executed
|
l.addi r3,r3,5 # should not be executed
|
|
|
