OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [toplevel.c] - Diff between revs 442 and 483

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 442 Rev 483
/* toplevel.c -- Top level simulator source file
/* toplevel.c -- Top level simulator source file
 
 
   Copyright (C) 1999 Damjan Lampret, lampret@opencores.org
   Copyright (C) 1999 Damjan Lampret, lampret@opencores.org
   Copyright (C) 2008 Embecosm Limited
   Copyright (C) 2008 Embecosm Limited
 
 
   Contributor Jeremy Bennett <jeremy.bennett@embecosm.com>
   Contributor Jeremy Bennett <jeremy.bennett@embecosm.com>
 
 
   This file is part of Or1ksim, the OpenRISC 1000 Architectural Simulator.
   This file is part of Or1ksim, the OpenRISC 1000 Architectural Simulator.
 
 
   This program is free software; you can redistribute it and/or modify it
   This program is free software; you can redistribute it and/or modify it
   under the terms of the GNU General Public License as published by the Free
   under the terms of the GNU General Public License as published by the Free
   Software Foundation; either version 3 of the License, or (at your option)
   Software Foundation; either version 3 of the License, or (at your option)
   any later version.
   any later version.
 
 
   This program is distributed in the hope that it will be useful, but WITHOUT
   This program is distributed in the hope that it will be useful, but WITHOUT
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
   FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
   FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
   more details.
   more details.
 
 
   You should have received a copy of the GNU General Public License along
   You should have received a copy of the GNU General Public License along
   with this program.  If not, see <http://www.gnu.org/licenses/>.  */
   with this program.  If not, see <http://www.gnu.org/licenses/>.  */
 
 
/* This program is commented throughout in a fashion suitable for processing
/* This program is commented throughout in a fashion suitable for processing
   with Doxygen. */
   with Doxygen. */
 
 
 
 
/* Autoconf and/or portability configuration */
/* Autoconf and/or portability configuration */
#include "config.h"
#include "config.h"
 
 
/* System includes */
/* System includes */
#include <stdlib.h>
#include <stdlib.h>
#include <unistd.h>
#include <unistd.h>
#include <signal.h>
#include <signal.h>
 
 
/* Package includes */
/* Package includes */
#include "sim-config.h"
#include "sim-config.h"
#include "toplevel-support.h"
#include "toplevel-support.h"
#include "execute.h"
#include "execute.h"
 
 
 
 
/*---------------------------------------------------------------------------*/
/*---------------------------------------------------------------------------*/
/*!Main function
/*!Main function
 
 
   Set up the standalone simulation. Initialize the default configuration and
   Set up the standalone simulation. Initialize the default configuration and
   register all the sections that may appear in a user configuration.
   register all the sections that may appear in a user configuration.
 
 
   Then attempt to parse the args, configure the system from any configuration
   Then attempt to parse the args, configure the system from any configuration
   file specified and print out the configuration used.
   file specified and print out the configuration used.
 
 
   Add a signal hander, so ctrl-C will drop the user into the CLI.
   Add a signal hander, so ctrl-C will drop the user into the CLI.
 
 
   The initialize the simulator, call the appropriate main simulator function
   The initialize the simulator, call the appropriate main simulator function
   and when it returns tidy up.
   and when it returns tidy up.
 
 
   @param[in] argc  The number of arguments to the command
   @param[in] argc  The number of arguments to the command
   @param[in] argv  The vector of argument strings
   @param[in] argv  The vector of argument strings
 
 
   @return  The return code required from the simulator. This is actually
   @return  The return code required from the simulator. This is actually
            achieved by calling exit() with the return code, rather than
            achieved by calling exit() with the return code, rather than
            returning an explict value.                                      */
            returning an explict value.                                      */
/*---------------------------------------------------------------------------*/
/*---------------------------------------------------------------------------*/
int
int
main (int   argc,
main (int   argc,
      char *argv[])
      char *argv[])
{
{
  srand (getpid ());
  init_randomness ();
  init_defconfig ();
  init_defconfig ();
  reg_config_secs ();
  reg_config_secs ();
 
 
  if (parse_args (argc, argv))
  if (parse_args (argc, argv))
    {
    {
      exit (-1);                /* Parse args will have printed any messages */
      exit (-1);                /* Parse args will have printed any messages */
    }
    }
 
 
  print_config ();
  print_config ();
  signal (SIGINT, ctrl_c);
  signal (SIGINT, ctrl_c);
  signal (SIGUSR1, toggle_trace);
  signal (SIGUSR1, toggle_trace);
 
 
  do_stats         = config.cpu.superscalar ||
  do_stats         = config.cpu.superscalar ||
                     config.cpu.dependstats ||
                     config.cpu.dependstats ||
                     config.sim.history     ||
                     config.sim.history     ||
                     config.sim.exe_log     ||
                     config.sim.exe_log     ||
                     config.sim.exe_bin_insn_log;
                     config.sim.exe_bin_insn_log;
 
 
  sim_init ();
  sim_init ();
 
 
#if DYNAMIC_EXECUTION
#if DYNAMIC_EXECUTION
  dyn_main ();
  dyn_main ();
#else
#else
  exec_main ();
  exec_main ();
#endif
#endif
 
 
  sim_done ();
  sim_done ();
  exit (0);
  exit (0);
}
}
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.