OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [bench/] [sysc/] [include/] [Or1200MonitorSC.h] - Diff between revs 51 and 52

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 51 Rev 52
// ----------------------------------------------------------------------------
// ----------------------------------------------------------------------------
 
 
// SystemC OpenRISC 1200 Monitor: definition
// SystemC OpenRISC 1200 Monitor: definition
 
 
// Copyright (C) 2008  Embecosm Limited <info@embecosm.com>
// Copyright (C) 2008  Embecosm Limited <info@embecosm.com>
 
 
// Contributor Jeremy Bennett <jeremy.bennett@embecosm.com>
// Contributor Jeremy Bennett <jeremy.bennett@embecosm.com>
// Contributor Julius Baxter <jb@orsoc.se>
// Contributor Julius Baxter <jb@orsoc.se>
 
 
// This file is part of the cycle accurate model of the OpenRISC 1000 based
// This file is part of the cycle accurate model of the OpenRISC 1000 based
// system-on-chip, ORPSoC, built using Verilator.
// system-on-chip, ORPSoC, built using Verilator.
 
 
// This program is free software: you can redistribute it and/or modify it
// This program is free software: you can redistribute it and/or modify it
// under the terms of the GNU Lesser General Public License as published by
// under the terms of the GNU Lesser General Public License as published by
// the Free Software Foundation, either version 3 of the License, or (at your
// the Free Software Foundation, either version 3 of the License, or (at your
// option) any later version.
// option) any later version.
 
 
// This program is distributed in the hope that it will be useful, but WITHOUT
// This program is distributed in the hope that it will be useful, but WITHOUT
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU Lesser General Public
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU Lesser General Public
// License for more details.
// License for more details.
 
 
// You should have received a copy of the GNU Lesser General Public License
// You should have received a copy of the GNU Lesser General Public License
// along with this program.  If not, see <http://www.gnu.org/licenses/>.
// along with this program.  If not, see <http://www.gnu.org/licenses/>.
 
 
// ----------------------------------------------------------------------------
// ----------------------------------------------------------------------------
 
 
// $Id$
// $Id$
 
 
#ifndef OR1200_MONITOR_SC__H
#ifndef OR1200_MONITOR_SC__H
#define OR1200_MONITOR_SC__H
#define OR1200_MONITOR_SC__H
 
 
#include <fstream>
#include <fstream>
#include <ctime>
#include <ctime>
 
 
#include "systemc.h"
#include "systemc.h"
 
 
#include "OrpsocAccess.h"
#include "OrpsocAccess.h"
#include "MemoryLoad.h"
#include "MemoryLoad.h"
 
 
//! Monitor for special l.nop instructions
//! Monitor for special l.nop instructions
 
 
//! This class is based on the or1200_monitor.v of the Verilog test bench. It
//! This class is based on the or1200_monitor.v of the Verilog test bench. It
//! wakes up on each posedge clock to check for "special" l.nop instructions,
//! wakes up on each posedge clock to check for "special" l.nop instructions,
//! which need processing.
//! which need processing.
 
 
class Or1200MonitorSC
class Or1200MonitorSC
  : public sc_core::sc_module
  : public sc_core::sc_module
{
{
public:
public:
 
 
  // Constructor
  // Constructor
  Or1200MonitorSC (sc_core::sc_module_name  name,
  Or1200MonitorSC (sc_core::sc_module_name  name,
                   OrpsocAccess            *_accessor,
                   OrpsocAccess            *_accessor,
                   MemoryLoad              *_memoryload,
                   MemoryLoad              *_memoryload,
                   int argc,
                   int argc,
                   char *argv[]);
                   char *argv[]);
 
 
  // Method to check instructions
  // Method to check instructions
  void  checkInstruction();
  void  checkInstruction();
 
 
  // Methods to setup and output state of processor to a file
  // Methods to setup and output state of processor to a file
  void displayState();
  void displayState();
 
 
  // Methods to generate the call and return list during execution
  // Methods to generate the call and return list during execution
  void callLog();
  void callLog();
 
 
  // Method to calculate performance of the sim
  // Method to calculate performance of the sim
  void perfSummary();
  void perfSummary();
 
 
  // Method to print out the command-line switches for this module's options  
  // Method to print out the command-line switches for this module's options  
  void printSwitches();
  void printSwitches();
 
 
  // Method to print out the usage for each option
  // Method to print out the usage for each option
  void printUsage();
  void printUsage();
 
 
 
  // Method to dump simulation's RAM contents at finish
 
  void memdump();
 
 
 
 
  // The ports
  // The ports
  sc_in<bool>   clk;
  sc_in<bool>   clk;
 
 
private:
private:
 
 
#define DEFAULT_PROF_FILE "sim.profile"
#define DEFAULT_PROF_FILE "sim.profile"
 
#define DEFAULT_MEMDUMP_FILE "vorpsoc_ram.dump"
 
 
  // Special NOP instructions
  // Special NOP instructions
  static const uint32_t NOP_NOP    = 0x15000000;  //!< Normal nop instruction
  static const uint32_t NOP_NOP    = 0x15000000;  //!< Normal nop instruction
  static const uint32_t NOP_EXIT   = 0x15000001;  //!< End of simulation
  static const uint32_t NOP_EXIT   = 0x15000001;  //!< End of simulation
  static const uint32_t NOP_REPORT = 0x15000002;  //!< Simple report
  static const uint32_t NOP_REPORT = 0x15000002;  //!< Simple report
  static const uint32_t NOP_PRINTF = 0x15000003;  //!< Simprintf instruction
  static const uint32_t NOP_PRINTF = 0x15000003;  //!< Simprintf instruction
  static const uint32_t NOP_PUTC   = 0x15000004;  //!< Putc instruction
  static const uint32_t NOP_PUTC   = 0x15000004;  //!< Putc instruction
 
 
  // Variables for processor status output
  // Variables for processor status output
  ofstream statusFile;
  ofstream statusFile;
  ofstream profileFile;
  ofstream profileFile;
 
  int profiling_enabled;
  int logging_enabled;
  int logging_enabled;
  int exit_perf_summary_enabled;
  int exit_perf_summary_enabled;
  int insn_count;
  int insn_count;
  long long cycle_count;
  long long cycle_count;
 
  ofstream memdumpFile;
 
  string memdumpFileName;
 
  int do_memdump, memdump_start_addr, memdump_end_addr;
 
 
  //! Time measurement variable - for calculating performance of the sim
  //! Time measurement variable - for calculating performance of the sim
  clock_t start;
  clock_t start;
 
 
  //! The accessor for the Orpsoc instance
  //! The accessor for the Orpsoc instance
  OrpsocAccess *accessor;
  OrpsocAccess *accessor;
 
 
  //! The memory loading object
  //! The memory loading object
  MemoryLoad *memoryload;
  MemoryLoad *memoryload;
 
 
};      // Or1200MonitorSC ()
};      // Or1200MonitorSC ()
 
 
#endif  // OR1200_MONITOR_SC__H
#endif  // OR1200_MONITOR_SC__H
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.