//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//// ////
|
//// ////
|
//// Ethernet MAC Stimulus ////
|
//// Ethernet MAC Stimulus ////
|
//// ////
|
//// ////
|
//// Description ////
|
//// Description ////
|
//// Ethernet MAC stimulus tasks. Taken from the project ////
|
//// Ethernet MAC stimulus tasks. Taken from the project ////
|
//// testbench in the ethmac core. ////
|
//// testbench in the ethmac core. ////
|
//// ////
|
//// ////
|
//// To Do: ////
|
//// To Do: ////
|
//// ////
|
//// ////
|
//// ////
|
//// ////
|
//// Author(s): ////
|
//// Author(s): ////
|
//// - Tadej Markovic, tadej@opencores.org ////
|
//// - Tadej Markovic, tadej@opencores.org ////
|
//// - Igor Mohor, igorM@opencores.org ////
|
//// - Igor Mohor, igorM@opencores.org ////
|
//// - Julius Baxter julius.baxter@orsoc.se ////
|
//// - Julius Baxter julius.baxter@orsoc.se ////
|
//// ////
|
//// ////
|
//// ////
|
//// ////
|
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//// ////
|
//// ////
|
//// Copyright (C) 2009 Authors and OPENCORES.ORG ////
|
//// Copyright (C) 2009 Authors and OPENCORES.ORG ////
|
//// ////
|
//// ////
|
//// This source file may be used and distributed without ////
|
//// This source file may be used and distributed without ////
|
//// restriction provided that this copyright statement is not ////
|
//// restriction provided that this copyright statement is not ////
|
//// removed from the file and that any derivative work contains ////
|
//// removed from the file and that any derivative work contains ////
|
//// the original copyright notice and the associated disclaimer. ////
|
//// the original copyright notice and the associated disclaimer. ////
|
//// ////
|
//// ////
|
//// This source file is free software; you can redistribute it ////
|
//// This source file is free software; you can redistribute it ////
|
//// and/or modify it under the terms of the GNU Lesser General ////
|
//// and/or modify it under the terms of the GNU Lesser General ////
|
//// Public License as published by the Free Software Foundation; ////
|
//// Public License as published by the Free Software Foundation; ////
|
//// either version 2.1 of the License, or (at your option) any ////
|
//// either version 2.1 of the License, or (at your option) any ////
|
//// later version. ////
|
//// later version. ////
|
//// ////
|
//// ////
|
//// This source is distributed in the hope that it will be ////
|
//// This source is distributed in the hope that it will be ////
|
//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
|
//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
|
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////
|
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////
|
//// PURPOSE. See the GNU Lesser General Public License for more ////
|
//// PURPOSE. See the GNU Lesser General Public License for more ////
|
//// details. ////
|
//// details. ////
|
//// ////
|
//// ////
|
//// You should have received a copy of the GNU Lesser General ////
|
//// You should have received a copy of the GNU Lesser General ////
|
//// Public License along with this source; if not, download it ////
|
//// Public License along with this source; if not, download it ////
|
//// from http://www.opencores.org/lgpl.shtml ////
|
//// from http://www.opencores.org/lgpl.shtml ////
|
//// ////
|
//// ////
|
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
`define TIME $display("Time: %0t", $time)
|
`define TIME $display("Time: %0t", $time)
|
|
|
// Defines for ethernet test to trigger sending/receiving
|
// Defines for ethernet test to trigger sending/receiving
|
// Is straight forward when using RTL design, but if using netlist then paths to
|
// Is straight forward when using RTL design, but if using netlist then paths to
|
// the RX/TX enabled bits depend on synthesis tool, etc, but ones here appear to
|
// the RX/TX enabled bits depend on synthesis tool, etc, but ones here appear to
|
// work with design put through Synplify, with hierarchy maintained.
|
// work with design put through Synplify, with hierarchy maintained.
|
`define ETH_TOP dut.ethmac0
|
`define ETH_TOP dut.ethmac0
|
`define ETH_BD_RAM_PATH `ETH_TOP.wishbone.bd_ram
|
`define ETH_BD_RAM_PATH `ETH_TOP.wishbone.bd_ram
|
`define ETH_MODER_PATH `ETH_TOP.ethreg1.MODER_0
|
`define ETH_MODER_PATH `ETH_TOP.ethreg1.MODER_0
|
|
|
`ifdef RTL_SIM
|
`ifdef RTL_SIM
|
`ifdef ethmac_IS_GATELEVEL
|
`ifdef ethmac_IS_GATELEVEL
|
`define ETH_MODER_TXEN_BIT `ETH_MODER_PATH.r_TxEn;
|
`define ETH_MODER_TXEN_BIT `ETH_MODER_PATH.r_TxEn;
|
`define ETH_MODER_RXEN_BIT `ETH_MODER_PATH.r_RxEn;
|
`define ETH_MODER_RXEN_BIT `ETH_MODER_PATH.r_RxEn;
|
`else
|
`else
|
`define ETH_MODER_TXEN_BIT `ETH_MODER_PATH.DataOut[1];
|
`define ETH_MODER_TXEN_BIT `ETH_MODER_PATH.DataOut[1];
|
`define ETH_MODER_RXEN_BIT `ETH_MODER_PATH.DataOut[0];
|
`define ETH_MODER_RXEN_BIT `ETH_MODER_PATH.DataOut[0];
|
`endif
|
`endif
|
`endif
|
`endif
|
|
|
`ifdef GATE_SIM
|
`ifdef GATE_SIM
|
`define ETH_MODER_TXEN_BIT `ETH_MODER_PATH.r_TxEn;
|
`define ETH_MODER_TXEN_BIT `ETH_MODER_PATH.r_TxEn;
|
`define ETH_MODER_RXEN_BIT `ETH_MODER_PATH.r_RxEn;
|
`define ETH_MODER_RXEN_BIT `ETH_MODER_PATH.r_RxEn;
|
`endif
|
`endif
|
|
|
reg [15:0] eth_stim_rx_packet_length;
|
reg [15:0] eth_stim_rx_packet_length;
|
reg [7:0] st_data;
|
reg [7:0] st_data;
|
reg [31:0] lfsr;
|
reg [31:0] lfsr;
|
integer lfsr_last_byte;
|
integer lfsr_last_byte;
|
|
|
// Is number of ethernet packets to send if doing the eth-rx test.
|
// Is number of ethernet packets to send if doing the eth-rx test.
|
parameter eth_stim_num_rx_only_num_packets = 500; // Set to 0 for continuous RX
|
parameter eth_stim_num_rx_only_num_packets = 500; // Set to 0 for continuous RX
|
parameter eth_stim_num_rx_only_packet_size = 512;
|
parameter eth_stim_num_rx_only_packet_size = 512;
|
parameter eth_stim_num_rx_only_packet_size_change = 2'b01; // 2'b01: Increment
|
parameter eth_stim_num_rx_only_packet_size_change = 2'b01; // 2'b01: Increment
|
parameter eth_stim_num_rx_only_packet_size_change_amount = 1;
|
parameter eth_stim_num_rx_only_packet_size_change_amount = 1;
|
parameter eth_stim_num_rx_only_IPG = 800000; // ns
|
parameter eth_stim_num_rx_only_IPG = 800000; // ns
|
|
|
// Do call/response test
|
// Do call/response test
|
reg eth_stim_do_rx_reponse_to_tx;
|
reg eth_stim_do_rx_reponse_to_tx;
|
|
|
|
|
parameter num_tx_bds = 16;
|
parameter num_tx_bds = 16;
|
parameter num_tx_bds_mask = 4'hf;
|
parameter num_tx_bds_mask = 4'hf;
|
parameter num_rx_bds = 16;
|
parameter num_rx_bds = 16;
|
parameter num_rx_bds_mask = 4'hf;
|
parameter num_rx_bds_mask = 4'hf;
|
parameter max_eth_packet_size = 16'h0600;
|
parameter max_eth_packet_size = 16'h0600;
|
|
|
// If running eth-rxtxbig test (sending and receiving maximum packets), then
|
// If running eth-rxtxbig test (sending and receiving maximum packets), then
|
// set this parameter to the max packet size, otherwise min packet size
|
// set this parameter to the max packet size, otherwise min packet size
|
//parameter rx_while_tx_min_packet_size = max_eth_packet_size;
|
//parameter rx_while_tx_min_packet_size = max_eth_packet_size;
|
parameter rx_while_tx_min_packet_size = 32;
|
parameter rx_while_tx_min_packet_size = 32;
|
|
|
// Use the smallest possible IPG
|
// Use the smallest possible IPG
|
parameter eth_stim_use_min_IPG = 0;
|
parameter eth_stim_use_min_IPG = 0;
|
parameter eth_stim_IPG_delay_max = 500_000; // Maximum 500uS ga
|
parameter eth_stim_IPG_delay_max = 500_000; // Maximum 500uS ga
|
//parameter eth_stim_IPG_delay_max = 100_000_000; // Maximum 100mS between packets
|
//parameter eth_stim_IPG_delay_max = 100_000_000; // Maximum 100mS between packets
|
parameter eth_stim_IPG_min_10mb = 9600; // 9.6 uS
|
parameter eth_stim_IPG_min_10mb = 9600; // 9.6 uS
|
parameter eth_stim_IPG_min_100mb = 800; // 860+~100 = 960 nS 100MBit min IPG
|
parameter eth_stim_IPG_min_100mb = 800; // 860+~100 = 960 nS 100MBit min IPG
|
parameter eth_stim_check_rx_packet_contents = 1;
|
parameter eth_stim_check_rx_packet_contents = 1;
|
parameter eth_stim_check_tx_packet_contents = 1;
|
parameter eth_stim_check_tx_packet_contents = 1;
|
|
|
parameter eth_inject_errors = 0;
|
parameter eth_inject_errors = 0;
|
|
|
// When running simulations where you don't want to feed packets to the design
|
// When running simulations where you don't want to feed packets to the design
|
// like this...
|
// like this...
|
parameter eth_stim_disable_rx_stim = 0;
|
parameter eth_stim_disable_rx_stim = 0;
|
|
|
// Delay between seeing that the buffer descriptor for an RX packet says it's
|
// Delay between seeing that the buffer descriptor for an RX packet says it's
|
// been received and ending up in the memory.
|
// been received and ending up in the memory.
|
// For 25MHz sdram controller, use following:
|
// For 25MHz sdram controller, use following:
|
//parameter Td_rx_packet_check = (`BOARD_CLOCK_PERIOD * 2000);
|
//parameter Td_rx_packet_check = (`BOARD_CLOCK_PERIOD * 2000);
|
// For 64MHz sdram controller, use following:
|
// For 64MHz sdram controller, use following:
|
parameter Td_rx_packet_check = (`BOARD_CLOCK_PERIOD * 500);
|
parameter Td_rx_packet_check = (`BOARD_CLOCK_PERIOD * 500);
|
|
|
|
|
|
|
integer expected_rxbd;// init to 0
|
integer expected_rxbd;// init to 0
|
integer expected_txbd;
|
integer expected_txbd;
|
|
|
wire ethmac_rxen;
|
wire ethmac_rxen;
|
wire ethmac_txen;
|
wire ethmac_txen;
|
assign ethmac_rxen = eth_stim_disable_rx_stim ? 0 : `ETH_MODER_RXEN_BIT;
|
assign ethmac_rxen = eth_stim_disable_rx_stim ? 0 : `ETH_MODER_RXEN_BIT;
|
assign ethmac_txen = `ETH_MODER_TXEN_BIT;
|
assign ethmac_txen = `ETH_MODER_TXEN_BIT;
|
|
|
integer eth_rx_num_packets_sent = 0;
|
integer eth_rx_num_packets_sent = 0;
|
integer eth_rx_num_packets_checked = 0;
|
integer eth_rx_num_packets_checked = 0;
|
integer num_tx_packets = 1;
|
integer num_tx_packets = 1;
|
|
|
integer rx_packet_lengths [0:1023]; // Array of packet lengths
|
integer rx_packet_lengths [0:1023]; // Array of packet lengths
|
|
|
|
|
integer speed_loop;
|
integer speed_loop;
|
|
|
// When txen is (re)enabled, the tx bd pointer goes back to 0
|
// When txen is (re)enabled, the tx bd pointer goes back to 0
|
always @(posedge ethmac_txen)
|
always @(posedge ethmac_txen)
|
expected_txbd = 0;
|
expected_txbd = 0;
|
|
|
reg eth_stim_waiting;
|
reg eth_stim_waiting;
|
|
|
initial
|
initial
|
begin
|
begin
|
#1;
|
#1;
|
//lfsr = 32'h84218421; // Init pseudo lfsr
|
//lfsr = 32'h84218421; // Init pseudo lfsr
|
lfsr = 32'h00700001; // Init pseudo lfsr
|
lfsr = 32'h00700001; // Init pseudo lfsr
|
lfsr_last_byte = 0;
|
lfsr_last_byte = 0;
|
|
|
eth_stim_waiting = 1;
|
eth_stim_waiting = 1;
|
expected_rxbd = num_tx_bds; // init this here
|
expected_rxbd = num_tx_bds; // init this here
|
|
|
eth_stim_do_rx_reponse_to_tx = 0;
|
eth_stim_do_rx_reponse_to_tx = 0;
|
|
|
|
|
while (eth_stim_waiting) // Loop, waiting for enabling of MAC by software
|
while (eth_stim_waiting) // Loop, waiting for enabling of MAC by software
|
begin
|
begin
|
#100;
|
#100;
|
// If RX enable and not TX enable...
|
// If RX enable and not TX enable...
|
if(ethmac_rxen === 1'b1 & !(ethmac_txen===1'b1))
|
if(ethmac_rxen === 1'b1 & !(ethmac_txen===1'b1))
|
begin
|
begin
|
if (eth_inject_errors)
|
if (eth_inject_errors)
|
begin
|
begin
|
do_rx_only_stim(16, 64, 0, 0);
|
do_rx_only_stim(16, 64, 0, 0);
|
do_rx_only_stim(128, 64, 1'b1, 8);
|
do_rx_only_stim(128, 64, 1'b1, 8);
|
do_rx_only_stim(256, 64, 1'b1, 4);
|
do_rx_only_stim(256, 64, 1'b1, 4);
|
eth_stim_waiting = 0;
|
eth_stim_waiting = 0;
|
end
|
end
|
else
|
else
|
begin
|
begin
|
//do_rx_only_stim(eth_stim_num_rx_only_num_packets,
|
//do_rx_only_stim(eth_stim_num_rx_only_num_packets,
|
//eth_stim_num_rx_only_packet_size, 0, 0);
|
//eth_stim_num_rx_only_packet_size, 0, 0);
|
|
|
// Call packet send loop directly. No error injection.
|
// Call packet send loop directly. No error injection.
|
send_packet_loop(eth_stim_num_rx_only_num_packets,
|
send_packet_loop(eth_stim_num_rx_only_num_packets,
|
eth_stim_num_rx_only_packet_size,
|
eth_stim_num_rx_only_packet_size,
|
eth_stim_num_rx_only_packet_size_change,
|
eth_stim_num_rx_only_packet_size_change,
|
eth_stim_num_rx_only_packet_size_change_amount,
|
eth_stim_num_rx_only_packet_size_change_amount,
|
eth_phy0.eth_speed, // Speed
|
eth_phy0.eth_speed, // Speed
|
eth_stim_num_rx_only_IPG, // IPG
|
eth_stim_num_rx_only_IPG, // IPG
|
48'h0012_3456_789a, 48'h0708_090A_0B0C, 1,
|
48'h0012_3456_789a, 48'h0708_090A_0B0C, 1,
|
0, 0);
|
0, 0);
|
|
|
eth_stim_waiting = 0;
|
eth_stim_waiting = 0;
|
end
|
end
|
end // if (ethmac_rxen === 1'b1 & !(ethmac_txen===1'b1))
|
end // if (ethmac_rxen === 1'b1 & !(ethmac_txen===1'b1))
|
// If both RX and TX enabled
|
// If both RX and TX enabled
|
else if (ethmac_rxen === 1'b1 & ethmac_txen===1'b1)
|
else if (ethmac_rxen === 1'b1 & ethmac_txen===1'b1)
|
begin
|
begin
|
// Both enabled - let's wait for the first packet transmitted
|
// Both enabled - let's wait for the first packet transmitted
|
// to see what stimulus we should provide
|
// to see what stimulus we should provide
|
while (num_tx_packets==1)
|
while (num_tx_packets==1)
|
#1000;
|
#1000;
|
|
|
$display("* ethmac RX/TX test request: %x", eth_phy0.tx_mem[0]);
|
$display("* ethmac RX/TX test request: %x", eth_phy0.tx_mem[0]);
|
|
|
// Check the first received byte's value
|
// Check the first received byte's value
|
case (eth_phy0.tx_mem[0])
|
case (eth_phy0.tx_mem[0])
|
0:
|
0:
|
begin
|
begin
|
// kickoff call/response here
|
// kickoff call/response here
|
eth_stim_do_rx_reponse_to_tx = 1;
|
eth_stim_do_rx_reponse_to_tx = 1;
|
end
|
end
|
default:
|
default:
|
begin
|
begin
|
do_rx_while_tx_stim(1400);
|
do_rx_while_tx_stim(1400);
|
end
|
end
|
endcase // case (eth_phy0.tx_mem[0])
|
endcase // case (eth_phy0.tx_mem[0])
|
|
|
eth_stim_waiting = 0;
|
eth_stim_waiting = 0;
|
end
|
end
|
end // while (eth_stim_waiting)
|
end // while (eth_stim_waiting)
|
|
|
end // initial begin
|
end // initial begin
|
|
|
// Main Ethernet RX testing stimulus task.
|
// Main Ethernet RX testing stimulus task.
|
// Sends a set of packets at both speeds
|
// Sends a set of packets at both speeds
|
task do_rx_only_stim;
|
task do_rx_only_stim;
|
input [31:0] num_packets;
|
input [31:0] num_packets;
|
input [31:0] start_packet_size;
|
input [31:0] start_packet_size;
|
input inject_errors;
|
input inject_errors;
|
input [31:0] inject_errors_mod;
|
input [31:0] inject_errors_mod;
|
|
|
begin
|
begin
|
|
|
for(speed_loop=1;speed_loop<3;speed_loop=speed_loop+1)
|
for(speed_loop=1;speed_loop<3;speed_loop=speed_loop+1)
|
begin
|
begin
|
|
|
send_packet_loop(num_packets, start_packet_size, 2'b01, 1,
|
send_packet_loop(num_packets, start_packet_size, 2'b01, 1,
|
speed_loop[0], 10000,
|
speed_loop[0], 10000,
|
48'h0012_3456_789a, 48'h0708_090A_0B0C, 1,
|
48'h0012_3456_789a, 48'h0708_090A_0B0C, 1,
|
inject_errors, inject_errors_mod);
|
inject_errors, inject_errors_mod);
|
|
|
end
|
end
|
|
|
end
|
end
|
endtask // do_rx_stim
|
endtask // do_rx_stim
|
|
|
// Generate RX packets while there's TX going on
|
// Generate RX packets while there's TX going on
|
// Sends a set of packets at both speeds
|
// Sends a set of packets at both speeds
|
task do_rx_while_tx_stim;
|
task do_rx_while_tx_stim;
|
input [31:0] num_packets;
|
input [31:0] num_packets;
|
reg [31:0] IPG; // Inter-packet gap
|
reg [31:0] IPG; // Inter-packet gap
|
reg [31:0] packet_size;
|
reg [31:0] packet_size;
|
|
|
integer j;
|
integer j;
|
begin
|
begin
|
|
|
for(j=0;j<num_packets;j=j+1)
|
for(j=0;j<num_packets;j=j+1)
|
begin
|
begin
|
// Determine delay between RX packets:
|
// Determine delay between RX packets:
|
|
|
if (eth_stim_use_min_IPG)
|
if (eth_stim_use_min_IPG)
|
begin
|
begin
|
// Assign based on whether we're in 100mbit or 10mbit mode
|
// Assign based on whether we're in 100mbit or 10mbit mode
|
IPG = eth_phy0.eth_speed ? eth_stim_IPG_min_100mb :
|
IPG = eth_phy0.eth_speed ? eth_stim_IPG_min_100mb :
|
eth_stim_IPG_min_10mb;
|
eth_stim_IPG_min_10mb;
|
// Add a little bit of variability
|
// Add a little bit of variability
|
// Add up to 15
|
// Add up to 15
|
IPG = IPG + ($random & 32'h000000f);
|
IPG = IPG + ($random & 32'h000000f);
|
end
|
end
|
else
|
else
|
begin
|
begin
|
IPG = $random;
|
IPG = $random;
|
|
|
while (IPG > eth_stim_IPG_delay_max)
|
while (IPG > eth_stim_IPG_delay_max)
|
IPG = IPG / 2;
|
IPG = IPG / 2;
|
|
|
|
|
end
|
end
|
$display("do_rx_while_tx IPG = %0d", IPG);
|
$display("do_rx_while_tx IPG = %0d", IPG);
|
// Determine size of next packet:
|
// Determine size of next packet:
|
if (rx_while_tx_min_packet_size == max_eth_packet_size)
|
if (rx_while_tx_min_packet_size == max_eth_packet_size)
|
// We want to transmit biggest packets possible, easy case
|
// We want to transmit biggest packets possible, easy case
|
packet_size = max_eth_packet_size - 4;
|
packet_size = max_eth_packet_size - 4;
|
else
|
else
|
begin
|
begin
|
// Constrained random sized packets
|
// Constrained random sized packets
|
packet_size = $random;
|
packet_size = $random;
|
|
|
while (packet_size > (max_eth_packet_size-4))
|
while (packet_size > (max_eth_packet_size-4))
|
packet_size = packet_size / 2;
|
packet_size = packet_size / 2;
|
|
|
// Now divide by least significant bits of j
|
// Now divide by least significant bits of j
|
packet_size = packet_size / {29'd0,j[1:0],1'b1};
|
packet_size = packet_size / {29'd0,j[1:0],1'b1};
|
if (packet_size < 60)
|
if (packet_size < 60)
|
packet_size = packet_size + 60;
|
packet_size = packet_size + 60;
|
end
|
end
|
|
|
$display("do_rx_while_tx packet_size = %0d", packet_size);
|
$display("do_rx_while_tx packet_size = %0d", packet_size);
|
send_packet_loop(1, packet_size, 2'b01, 1, eth_phy0.eth_speed,
|
send_packet_loop(1, packet_size, 2'b01, 1, eth_phy0.eth_speed,
|
IPG, 48'h0012_3456_789a,
|
IPG, 48'h0012_3456_789a,
|
48'h0708_090A_0B0C, 1, 1'b0, 0);
|
48'h0708_090A_0B0C, 1, 1'b0, 0);
|
|
|
// If RX enable went low, wait for it go high again
|
// If RX enable went low, wait for it go high again
|
if (ethmac_rxen===1'b0)
|
if (ethmac_rxen===1'b0)
|
begin
|
begin
|
|
|
while (ethmac_rxen===1'b0)
|
while (ethmac_rxen===1'b0)
|
begin
|
begin
|
@(posedge ethmac_rxen);
|
@(posedge ethmac_rxen);
|
#10000;
|
#10000;
|
end
|
end
|
|
|
// RX disabled and when re-enabled we reset the buffer descriptor number
|
// RX disabled and when re-enabled we reset the buffer descriptor number
|
expected_rxbd = num_tx_bds;
|
expected_rxbd = num_tx_bds;
|
|
|
end
|
end
|
|
|
end // for (j=0;j<num_packets;j=j+1)
|
end // for (j=0;j<num_packets;j=j+1)
|
end
|
end
|
endtask // do_rx_stim
|
endtask // do_rx_stim
|
|
|
// Registers used in detecting transmitted packets
|
// Registers used in detecting transmitted packets
|
reg eth_stim_tx_loop_keep_polling;
|
reg eth_stim_tx_loop_keep_polling;
|
reg [31:0] ethmac_txbd_lenstat, ethmac_last_txbd_lenstat;
|
reg [31:0] ethmac_txbd_lenstat, ethmac_last_txbd_lenstat;
|
reg eth_stim_detected_packet_tx;
|
reg eth_stim_detected_packet_tx;
|
|
|
// If in call-response mode, whenever we receive a TX packet, we generate
|
// If in call-response mode, whenever we receive a TX packet, we generate
|
// one and send it back
|
// one and send it back
|
always @(negedge eth_stim_detected_packet_tx)
|
always @(negedge eth_stim_detected_packet_tx)
|
begin
|
begin
|
if (eth_stim_do_rx_reponse_to_tx & ethmac_rxen)
|
if (eth_stim_do_rx_reponse_to_tx & ethmac_rxen)
|
// Continue if we are enabled
|
// Continue if we are enabled
|
do_rx_response_to_tx();
|
do_rx_response_to_tx();
|
end
|
end
|
|
|
// Generate RX packet in rsponse to TX packet
|
// Generate RX packet in rsponse to TX packet
|
task do_rx_response_to_tx;
|
task do_rx_response_to_tx;
|
//input unused;
|
//input unused;
|
|
|
reg [31:0] IPG; // Inter-packet gap
|
reg [31:0] IPG; // Inter-packet gap
|
reg [31:0] packet_size;
|
reg [31:0] packet_size;
|
|
|
integer j;
|
integer j;
|
begin
|
begin
|
|
|
// Get packet size test wants us to send
|
// Get packet size test wants us to send
|
packet_size = {eth_phy0.tx_mem[0],eth_phy0.tx_mem[1],
|
packet_size = {eth_phy0.tx_mem[0],eth_phy0.tx_mem[1],
|
eth_phy0.tx_mem[2],eth_phy0.tx_mem[3]};
|
eth_phy0.tx_mem[2],eth_phy0.tx_mem[3]};
|
|
|
|
|
IPG = {eth_phy0.tx_mem[4],eth_phy0.tx_mem[5],
|
IPG = {eth_phy0.tx_mem[4],eth_phy0.tx_mem[5],
|
eth_phy0.tx_mem[6],eth_phy0.tx_mem[7]};
|
eth_phy0.tx_mem[6],eth_phy0.tx_mem[7]};
|
|
|
|
|
$display("do_rx_response_to_tx IPG = %0d", IPG);
|
$display("do_rx_response_to_tx IPG = %0d", IPG);
|
if (packet_size == 0)
|
if (packet_size == 0)
|
begin
|
begin
|
// Constrained random sized packets
|
// Constrained random sized packets
|
packet_size = $random;
|
packet_size = $random;
|
|
|
while (packet_size > (max_eth_packet_size-4))
|
while (packet_size > (max_eth_packet_size-4))
|
packet_size = packet_size / 2;
|
packet_size = packet_size / 2;
|
|
|
if (packet_size < 60)
|
if (packet_size < 60)
|
packet_size = packet_size + 60;
|
packet_size = packet_size + 60;
|
end
|
end
|
|
|
$display("do_rx_response_to_tx packet_size = %0d", packet_size);
|
$display("do_rx_response_to_tx packet_size = %0d", packet_size);
|
send_packet_loop(1, packet_size, 2'b01, 1, eth_phy0.eth_speed,
|
send_packet_loop(1, packet_size, 2'b01, 1, eth_phy0.eth_speed,
|
IPG, 48'h0012_3456_789a,
|
IPG, 48'h0012_3456_789a,
|
48'h0708_090A_0B0C, 1, 1'b0, 0);
|
48'h0708_090A_0B0C, 1, 1'b0, 0);
|
|
|
// If RX enable went low, wait for it go high again
|
// If RX enable went low, wait for it go high again
|
if (ethmac_rxen===1'b0)
|
if (ethmac_rxen===1'b0)
|
begin
|
begin
|
|
|
while (ethmac_rxen===1'b0)
|
while (ethmac_rxen===1'b0)
|
begin
|
begin
|
@(posedge ethmac_rxen);
|
@(posedge ethmac_rxen);
|
#10000;
|
#10000;
|
end
|
end
|
|
|
// RX disabled and when re-enabled we reset the buffer
|
// RX disabled and when re-enabled we reset the buffer
|
// descriptor number
|
// descriptor number
|
expected_rxbd = num_tx_bds;
|
expected_rxbd = num_tx_bds;
|
|
|
end
|
end
|
|
|
end
|
end
|
endtask // do_rx_response_to_tx
|
endtask // do_rx_response_to_tx
|
|
|
|
|
|
|
|
|
|
|
//
|
//
|
// always@() to check the TX buffer descriptors
|
// always@() to check the TX buffer descriptors
|
//
|
//
|
always @(posedge ethmac_txen)
|
always @(posedge ethmac_txen)
|
begin
|
begin
|
ethmac_last_txbd_lenstat = 0;
|
ethmac_last_txbd_lenstat = 0;
|
eth_stim_tx_loop_keep_polling=1;
|
eth_stim_tx_loop_keep_polling=1;
|
// Wait on the TxBD Ready bit
|
// Wait on the TxBD Ready bit
|
while(eth_stim_tx_loop_keep_polling)
|
while(eth_stim_tx_loop_keep_polling)
|
begin
|
begin
|
#10;
|
#10;
|
get_bd_lenstat(expected_txbd, ethmac_txbd_lenstat);
|
get_bd_lenstat(expected_txbd, ethmac_txbd_lenstat);
|
// Check if we've finished transmitting this BD
|
// Check if we've finished transmitting this BD
|
if (!ethmac_txbd_lenstat[15] & ethmac_last_txbd_lenstat[15])
|
if (!ethmac_txbd_lenstat[15] & ethmac_last_txbd_lenstat[15])
|
// Falling edge of TX BD Ready
|
// Falling edge of TX BD Ready
|
eth_stim_detected_packet_tx = 1;
|
eth_stim_detected_packet_tx = 1;
|
|
|
ethmac_last_txbd_lenstat = ethmac_txbd_lenstat;
|
ethmac_last_txbd_lenstat = ethmac_txbd_lenstat;
|
|
|
// If TX en goes low then exit
|
// If TX en goes low then exit
|
if (!ethmac_txen)
|
if (!ethmac_txen)
|
eth_stim_tx_loop_keep_polling = 0;
|
eth_stim_tx_loop_keep_polling = 0;
|
else if (eth_stim_detected_packet_tx)
|
else if (eth_stim_detected_packet_tx)
|
begin
|
begin
|
// Wait until the eth_phy has finished receiving it
|
// Wait until the eth_phy has finished receiving it
|
while (eth_phy0.mtxen_i === 1'b1)
|
while (eth_phy0.mtxen_i === 1'b1)
|
#10;
|
#10;
|
|
|
$display("(%t) Check TX packet: bd %d: 0x%h",$time,
|
$display("(%t) Check TX packet: bd %d: 0x%h",$time,
|
expected_txbd, ethmac_txbd_lenstat);
|
expected_txbd, ethmac_txbd_lenstat);
|
|
|
// Check the TXBD, see if the packet transmitted OK
|
// Check the TXBD, see if the packet transmitted OK
|
if (ethmac_txbd_lenstat[8] | ethmac_txbd_lenstat[3])
|
if (ethmac_txbd_lenstat[8] | ethmac_txbd_lenstat[3])
|
begin
|
begin
|
// Error occured
|
// Error occured
|
`TIME;
|
`TIME;
|
$display("*E TX Error of packet %0d detected.",
|
$display("*E TX Error of packet %0d detected.",
|
num_tx_packets);
|
num_tx_packets);
|
$display(" TX BD %0d = 0x%h", expected_txbd,
|
$display(" TX BD %0d = 0x%h", expected_txbd,
|
ethmac_txbd_lenstat);
|
ethmac_txbd_lenstat);
|
if (ethmac_txbd_lenstat[8])
|
if (ethmac_txbd_lenstat[8])
|
$display(" Underrun in MAC during TX");
|
$display(" Underrun in MAC during TX");
|
if (ethmac_txbd_lenstat[3])
|
if (ethmac_txbd_lenstat[3])
|
$display(" Retransmission limit hit");
|
$display(" Retransmission limit hit");
|
|
|
$finish;
|
$finish;
|
end
|
end
|
else
|
else
|
begin
|
begin
|
// Packet was OK, let's compare the contents we
|
// Packet was OK, let's compare the contents we
|
// received with those that were meant to be transmitted
|
// received with those that were meant to be transmitted
|
if (eth_stim_check_tx_packet_contents)
|
if (eth_stim_check_tx_packet_contents)
|
begin
|
begin
|
check_tx_packet(expected_txbd);
|
check_tx_packet(expected_txbd);
|
expected_txbd = (expected_txbd + 1) &
|
expected_txbd = (expected_txbd + 1) &
|
num_tx_bds_mask;
|
num_tx_bds_mask;
|
num_tx_packets = num_tx_packets + 1;
|
num_tx_packets = num_tx_packets + 1;
|
eth_stim_detected_packet_tx = 0;
|
eth_stim_detected_packet_tx = 0;
|
end
|
end
|
end
|
end
|
end
|
end
|
end // while (eth_stim_tx_loop_keep_polling)
|
end // while (eth_stim_tx_loop_keep_polling)
|
end // always @ (posedge ethmac_txen)
|
end // always @ (posedge ethmac_txen)
|
|
|
|
|
|
|
|
|
|
`ifdef XILINX_DDR2
|
|
// Gets word from correct bank
|
|
task get_32bitword_from_xilinx_ddr2;
|
|
input [31:0] addr;
|
|
output [31:0] insn;
|
|
reg [16*8-1:0] ddr2_array_line0,ddr2_array_line1,ddr2_array_line2,
|
|
ddr2_array_line3;
|
|
integer word_in_line_num;
|
|
begin
|
|
// Get our 4 128-bit chunks (8 half-words in each!! Confused yet?),
|
|
// 16 words total
|
|
gen_cs[0].gen[0].u_mem0.memory_read(addr[28:27],addr[26:13],
|
|
{addr[12:6],3'd0},
|
|
ddr2_array_line0);
|
|
gen_cs[0].gen[1].u_mem0.memory_read(addr[28:27],addr[26:13],
|
|
{addr[12:6],3'd0},
|
|
ddr2_array_line1);
|
|
gen_cs[0].gen[2].u_mem0.memory_read(addr[28:27],addr[26:13],
|
|
{addr[12:6],3'd0},
|
|
ddr2_array_line2);
|
|
gen_cs[0].gen[3].u_mem0.memory_read(addr[28:27],addr[26:13],
|
|
{addr[12:6],3'd0},
|
|
ddr2_array_line3);
|
|
case (addr[5:2])
|
|
4'h0:
|
|
begin
|
|
insn[15:0] = ddr2_array_line0[15:0];
|
|
insn[31:16] = ddr2_array_line1[15:0];
|
|
end
|
|
4'h1:
|
|
begin
|
|
insn[15:0] = ddr2_array_line2[15:0];
|
|
insn[31:16] = ddr2_array_line3[15:0];
|
|
end
|
|
4'h2:
|
|
begin
|
|
insn[15:0] = ddr2_array_line0[31:16];
|
|
insn[31:16] = ddr2_array_line1[31:16];
|
|
end
|
|
4'h3:
|
|
begin
|
|
insn[15:0] = ddr2_array_line2[31:16];
|
|
insn[31:16] = ddr2_array_line3[31:16];
|
|
end
|
|
4'h4:
|
|
begin
|
|
insn[15:0] = ddr2_array_line0[47:32];
|
|
insn[31:16] = ddr2_array_line1[47:32];
|
|
end
|
|
4'h5:
|
|
begin
|
|
insn[15:0] = ddr2_array_line2[47:32];
|
|
insn[31:16] = ddr2_array_line3[47:32];
|
|
end
|
|
4'h6:
|
|
begin
|
|
insn[15:0] = ddr2_array_line0[63:48];
|
|
insn[31:16] = ddr2_array_line1[63:48];
|
|
end
|
|
4'h7:
|
|
begin
|
|
insn[15:0] = ddr2_array_line2[63:48];
|
|
insn[31:16] = ddr2_array_line3[63:48];
|
|
end
|
|
4'h8:
|
|
begin
|
|
insn[15:0] = ddr2_array_line0[79:64];
|
|
insn[31:16] = ddr2_array_line1[79:64];
|
|
end
|
|
4'h9:
|
|
begin
|
|
insn[15:0] = ddr2_array_line2[79:64];
|
|
insn[31:16] = ddr2_array_line3[79:64];
|
|
end
|
|
4'ha:
|
|
begin
|
|
insn[15:0] = ddr2_array_line0[95:80];
|
|
insn[31:16] = ddr2_array_line1[95:80];
|
|
end
|
|
4'hb:
|
|
begin
|
|
insn[15:0] = ddr2_array_line2[95:80];
|
|
insn[31:16] = ddr2_array_line3[95:80];
|
|
end
|
|
4'hc:
|
|
begin
|
|
insn[15:0] = ddr2_array_line0[111:96];
|
|
insn[31:16] = ddr2_array_line1[111:96];
|
|
end
|
|
4'hd:
|
|
begin
|
|
insn[15:0] = ddr2_array_line2[111:96];
|
|
insn[31:16] = ddr2_array_line3[111:96];
|
|
end
|
|
4'he:
|
|
begin
|
|
insn[15:0] = ddr2_array_line0[127:112];
|
|
insn[31:16] = ddr2_array_line1[127:112];
|
|
end
|
|
4'hf:
|
|
begin
|
|
insn[15:0] = ddr2_array_line2[127:112];
|
|
insn[31:16] = ddr2_array_line3[127:112];
|
|
end
|
|
endcase // case (addr[5:2])
|
|
end
|
|
endtask
|
|
|
|
task get_byte_from_xilinx_ddr2;
|
|
input [31:0] addr;
|
|
output [7:0] data_byte;
|
|
reg [31:0] word;
|
|
begin
|
|
get_32bitword_from_xilinx_ddr2(addr, word);
|
|
case (addr[1:0])
|
|
2'b00:
|
|
data_byte = word[31:24];
|
|
2'b01:
|
|
data_byte = word[23:16];
|
|
2'b10:
|
|
data_byte = word[15:8];
|
|
2'b11:
|
|
data_byte = word[7:0];
|
|
endcase // case (addr[1:0])
|
|
end
|
|
endtask // get_byte_from_xilinx_ddr2
|
|
|
|
`endif
|
|
|
|
|
//
|
//
|
// Check packet TX'd by MAC was good
|
// Check packet TX'd by MAC was good
|
//
|
//
|
task check_tx_packet;
|
task check_tx_packet;
|
input [31:0] tx_bd_num;
|
input [31:0] tx_bd_num;
|
|
|
reg [31:0] tx_bd_addr;
|
reg [31:0] tx_bd_addr;
|
reg [7:0] phy_byte;
|
reg [7:0] phy_byte;
|
|
|
reg [31:0] txpnt_wb; // Pointer in array to where data should be
|
reg [31:0] txpnt_wb; // Pointer in array to where data should be
|
reg [24:0] txpnt_sdram; // Index in array of shorts for data in SDRAM
|
reg [24:0] txpnt_sdram; // Index in array of shorts for data in SDRAM
|
// part
|
// part
|
reg [21:0] buffer;
|
reg [21:0] buffer;
|
reg [7:0] sdram_byte;
|
reg [7:0] sdram_byte;
|
reg [31:0] tx_len_bd;
|
reg [31:0] tx_len_bd;
|
|
|
integer i;
|
integer i;
|
integer failure;
|
integer failure;
|
begin
|
begin
|
failure = 0;
|
failure = 0;
|
|
|
get_bd_lenstat(tx_bd_num, tx_len_bd);
|
get_bd_lenstat(tx_bd_num, tx_len_bd);
|
|
|
tx_len_bd = {15'd0,tx_len_bd[31:16]};
|
tx_len_bd = {15'd0,tx_len_bd[31:16]};
|
|
|
// Check, if length didn't have to be padded, that
|
// Check, if length didn't have to be padded, that
|
// amount transmitted was correct
|
// amount transmitted was correct
|
if ((tx_len_bd > 60)&(tx_len_bd != (eth_phy0.tx_len-4)))
|
if ((tx_len_bd > 60)&(tx_len_bd != (eth_phy0.tx_len-4)))
|
begin
|
begin
|
$display("*E TX packet sent length, %0d != length in TX BD, %0d",
|
$display("*E TX packet sent length, %0d != length in TX BD, %0d",
|
eth_phy0.tx_len-4, tx_len_bd);
|
eth_phy0.tx_len-4, tx_len_bd);
|
#100;
|
#100;
|
$finish;
|
$finish;
|
end
|
end
|
|
|
get_bd_addr(tx_bd_num, tx_bd_addr);
|
get_bd_addr(tx_bd_num, tx_bd_addr);
|
|
|
// We're never going to be using more than about 256K of receive buffer
|
// We're never going to be using more than about 256K of receive buffer
|
// so let's lop off the top bit of the address pointer - we only want
|
// so let's lop off the top bit of the address pointer - we only want
|
// the offset from the base of the memory bank
|
// the offset from the base of the memory bank
|
txpnt_wb = {14'd0,tx_bd_addr[17:0]};
|
txpnt_wb = {14'd0,tx_bd_addr[17:0]};
|
txpnt_sdram = tx_bd_addr[24:0];
|
txpnt_sdram = tx_bd_addr[24:0];
|
|
|
// Variable we'll use for index in the PHY's TX buffer
|
// Variable we'll use for index in the PHY's TX buffer
|
buffer = 0; // Start of TX data
|
buffer = 0; // Start of TX data
|
`ifdef VERSATILE_SDRAM
|
|
for (i=0;i<tx_len_bd;i=i+1)
|
for (i=0;i<tx_len_bd;i=i+1)
|
begin
|
begin
|
//$display("Checking address in tx bd 0x%0h",txpnt_sdram);
|
//$display("Checking address in tx bd 0x%0h",txpnt_sdram);
|
|
sdram_byte = 8'hx;
|
|
|
|
`ifdef VERSATILE_SDRAM
|
sdram0.get_byte(txpnt_sdram,sdram_byte);
|
sdram0.get_byte(txpnt_sdram,sdram_byte);
|
|
`endif
|
|
`ifdef XILINX_DDR2
|
|
get_byte_from_xilinx_ddr2(txpnt_sdram, sdram_byte);
|
|
`endif
|
|
if (sdram_byte === 8'hx)
|
|
begin
|
|
$display(" * Error: sdram_byte was %x", sdram_byte);
|
|
|
|
$display(" * eth_stim needs to be able to access the main memory to check packet rx/tx");
|
|
$display(" * RAM pointer for BD is 0x%h, bank offset we'll use is 0x%h",
|
|
tx_bd_addr, txpnt_wb);
|
|
$finish;
|
|
end
|
|
|
|
|
phy_byte = eth_phy0.tx_mem[buffer];
|
phy_byte = eth_phy0.tx_mem[buffer];
|
// Debugging output
|
// Debugging output
|
//$display("txpnt_sdram = 0x%h, sdram_byte = 0x%h, buffer = 0x%h, phy_byte = 0x%h", txpnt_sdram, sdram_byte, buffer, phy_byte);
|
//$display("txpnt_sdram = 0x%h, sdram_byte = 0x%h, buffer = 0x%h, phy_byte = 0x%h", txpnt_sdram, sdram_byte, buffer, phy_byte);
|
if (phy_byte !== sdram_byte)
|
if (phy_byte !== sdram_byte)
|
begin
|
begin
|
`TIME;
|
`TIME;
|
$display("*E Wrong byte (%d) of TX packet! ram = %h, phy = %h",buffer, sdram_byte, phy_byte);
|
$display("*E Wrong byte (%d) of TX packet! ram = %h, phy = %h",buffer, sdram_byte, phy_byte);
|
failure = 1;
|
failure = 1;
|
end
|
end
|
|
|
buffer = buffer + 1;
|
buffer = buffer + 1;
|
|
|
txpnt_sdram = txpnt_sdram+1;
|
txpnt_sdram = txpnt_sdram+1;
|
|
|
end // for (i=0;i<tx_len_bd;i=i+1)
|
end // for (i=0;i<tx_len_bd;i=i+1)
|
|
|
`else
|
|
$display("SET ME UP TO LOOK IN ANOTHER MEMORY!");
|
|
$display("RAM pointer for BD is 0x%h, bank offset we'll use is 0x%h",
|
|
tx_bd_addr, txpnt_wb);
|
|
$finish;
|
|
`endif // !`ifdef VERSATILE_SDRAM
|
|
if (failure)
|
if (failure)
|
begin
|
begin
|
#100
|
#100
|
`TIME;
|
`TIME;
|
$display("*E Error transmitting packet %0d (%0d bytes). Finishing simulation", num_tx_packets, tx_len_bd);
|
$display("*E Error transmitting packet %0d (%0d bytes). Finishing simulation", num_tx_packets, tx_len_bd);
|
get_bd_lenstat(tx_bd_num, tx_len_bd);
|
get_bd_lenstat(tx_bd_num, tx_len_bd);
|
$display(" TXBD lenstat: 0x%0h",tx_len_bd);
|
$display(" TXBD lenstat: 0x%0h",tx_len_bd);
|
$display(" TXBD address: 0x%0h",tx_bd_addr);
|
$display(" TXBD address: 0x%0h",tx_bd_addr);
|
$finish;
|
$finish;
|
end
|
end
|
else
|
else
|
begin
|
begin
|
#1 $display( "(%0t)(%m) TX packet %0d: %0d bytes in memory OK!",$time,num_tx_packets, tx_len_bd);
|
#1 $display( "(%0t)(%m) TX packet %0d: %0d bytes in memory OK!",$time,num_tx_packets, tx_len_bd);
|
|
|
end
|
end
|
|
|
|
|
end
|
end
|
endtask // check_tx_packet
|
endtask // check_tx_packet
|
|
|
//
|
//
|
// Task to send a set of packets
|
// Task to send a set of packets
|
//
|
//
|
task send_packet_loop;
|
task send_packet_loop;
|
input [31:0] num_packets;
|
input [31:0] num_packets;
|
input [31:0] length;
|
input [31:0] length;
|
input [1:0] length_change; // 0 = none, 1 = incr, 2 = decrement
|
input [1:0] length_change; // 0 = none, 1 = incr, 2 = decrement
|
input [31:0] length_change_size; // Size to change by
|
input [31:0] length_change_size; // Size to change by
|
input speed;
|
input speed;
|
input [31:0] back_to_back_delay; // #delay setting between packets
|
input [31:0] back_to_back_delay; // #delay setting between packets
|
input [47:0] dst_mac;
|
input [47:0] dst_mac;
|
input [47:0] src_mac;
|
input [47:0] src_mac;
|
input random_fill;
|
input random_fill;
|
input random_errors;
|
input random_errors;
|
input [31:0] random_error_mod;
|
input [31:0] random_error_mod;
|
integer j;
|
integer j;
|
reg error_this_time;
|
reg error_this_time;
|
integer error_type; // 0 = rxerr, 1=bad preamble 2=bad crc 3=TODO
|
integer error_type; // 0 = rxerr, 1=bad preamble 2=bad crc 3=TODO
|
reg [31:0] rx_bd_lenstat;
|
reg [31:0] rx_bd_lenstat;
|
begin
|
begin
|
error_type = 0;
|
error_type = 0;
|
error_this_time = 0;
|
error_this_time = 0;
|
|
|
if (num_packets == 0)
|
if (num_packets == 0)
|
// Loop forever when num_packets is 0
|
// Loop forever when num_packets is 0
|
num_packets = 32'h7fffffff;
|
num_packets = 32'h7fffffff;
|
|
|
|
|
if (speed & !(eth_phy0.control_bit14_10[13] === 1'b1))
|
if (speed & !(eth_phy0.control_bit14_10[13] === 1'b1))
|
begin
|
begin
|
// write to phy's control register for 100Mbps
|
// write to phy's control register for 100Mbps
|
eth_phy0.control_bit14_10 = 5'b01000; // bit 13 set - speed 100
|
eth_phy0.control_bit14_10 = 5'b01000; // bit 13 set - speed 100
|
// Swapping speeds, give some delay
|
// Swapping speeds, give some delay
|
#10000;
|
#10000;
|
end
|
end
|
else if (!speed & !(eth_phy0.control_bit14_10[13] === 1'b0))
|
else if (!speed & !(eth_phy0.control_bit14_10[13] === 1'b0))
|
begin
|
begin
|
eth_phy0.control_bit14_10 = 5'b00000; // bit 13 reset - speed 10
|
eth_phy0.control_bit14_10 = 5'b00000; // bit 13 reset - speed 10
|
// Swapping speeds, give some delay
|
// Swapping speeds, give some delay
|
#10000;
|
#10000;
|
end
|
end
|
|
|
eth_phy0.control_bit8_0 = 9'h1_00;
|
eth_phy0.control_bit8_0 = 9'h1_00;
|
|
|
for(j=0;j<num_packets | length <32;j=j+1)
|
for(j=0;j<num_packets | length <32;j=j+1)
|
begin
|
begin
|
eth_stim_rx_packet_length = length[15:0]; // Bytes
|
eth_stim_rx_packet_length = length[15:0]; // Bytes
|
st_data = 8'h0F;
|
st_data = 8'h0F;
|
|
|
// setup RX packet in buffer - length is without CRC
|
// setup RX packet in buffer - length is without CRC
|
set_rx_packet(0, eth_stim_rx_packet_length, 1'b0, dst_mac,
|
set_rx_packet(0, eth_stim_rx_packet_length, 1'b0, dst_mac,
|
src_mac, 16'h0D0E, st_data, random_fill);
|
src_mac, 16'h0D0E, st_data, random_fill);
|
|
|
set_rx_addr_type(0, dst_mac, src_mac, 16'h0D0E);
|
set_rx_addr_type(0, dst_mac, src_mac, 16'h0D0E);
|
|
|
// Error type 2 is cause CRC error
|
// Error type 2 is cause CRC error
|
append_rx_crc(0, eth_stim_rx_packet_length, 1'b0,
|
append_rx_crc(0, eth_stim_rx_packet_length, 1'b0,
|
(error_type==2));
|
(error_type==2));
|
|
|
if (error_this_time)
|
if (error_this_time)
|
begin
|
begin
|
if (error_type == 0)
|
if (error_type == 0)
|
// RX ERR assert during transmit
|
// RX ERR assert during transmit
|
eth_phy0.send_rx_packet(64'h0055_5555_5555_5555, 4'h7,
|
eth_phy0.send_rx_packet(64'h0055_5555_5555_5555, 4'h7,
|
8'hD5, 0,
|
8'hD5, 0,
|
eth_stim_rx_packet_length+4,
|
eth_stim_rx_packet_length+4,
|
1'b0, 1'b1);
|
1'b0, 1'b1);
|
else if (error_type == 1)
|
else if (error_type == 1)
|
// Incorrect preamble
|
// Incorrect preamble
|
eth_phy0.send_rx_packet(64'h0055_5f55_5555_5555, 4'h7,
|
eth_phy0.send_rx_packet(64'h0055_5f55_5555_5555, 4'h7,
|
8'hD5, 0,
|
8'hD5, 0,
|
eth_stim_rx_packet_length+4,
|
eth_stim_rx_packet_length+4,
|
1'b0, 1'b0);
|
1'b0, 1'b0);
|
else
|
else
|
// Normal datapacket
|
// Normal datapacket
|
eth_phy0.send_rx_packet(64'h0055_5555_5555_5555, 4'h7,
|
eth_phy0.send_rx_packet(64'h0055_5555_5555_5555, 4'h7,
|
8'hD5, 0,
|
8'hD5, 0,
|
eth_stim_rx_packet_length+4,
|
eth_stim_rx_packet_length+4,
|
1'b0, 1'b0);
|
1'b0, 1'b0);
|
end
|
end
|
else
|
else
|
eth_phy0.send_rx_packet(64'h0055_5555_5555_5555, 4'h7, 8'hD5,
|
eth_phy0.send_rx_packet(64'h0055_5555_5555_5555, 4'h7, 8'hD5,
|
0, eth_stim_rx_packet_length+4, 1'b0,
|
0, eth_stim_rx_packet_length+4, 1'b0,
|
1'b0);
|
1'b0);
|
|
|
|
|
// if RX enable still set (might have gone low during this packet
|
// if RX enable still set (might have gone low during this packet
|
if (ethmac_rxen)
|
if (ethmac_rxen)
|
begin
|
begin
|
if (error_this_time)
|
if (error_this_time)
|
// Put in dummy length, checking function will skip...
|
// Put in dummy length, checking function will skip...
|
rx_packet_lengths[(eth_rx_num_packets_sent& 12'h3ff)]=32'heeeeeeee;
|
rx_packet_lengths[(eth_rx_num_packets_sent& 12'h3ff)]=32'heeeeeeee;
|
else
|
else
|
rx_packet_lengths[(eth_rx_num_packets_sent & 12'h3ff)] = length;
|
rx_packet_lengths[(eth_rx_num_packets_sent & 12'h3ff)] = length;
|
|
|
eth_rx_num_packets_sent = eth_rx_num_packets_sent + 1;
|
eth_rx_num_packets_sent = eth_rx_num_packets_sent + 1;
|
|
|
end // if (ethmac_rxen)
|
end // if (ethmac_rxen)
|
else
|
else
|
begin
|
begin
|
// Force the loop to finish up
|
// Force the loop to finish up
|
j = num_packets;
|
j = num_packets;
|
end
|
end
|
|
|
|
|
// Inter-packet gap
|
// Inter-packet gap
|
#back_to_back_delay;
|
#back_to_back_delay;
|
|
|
// Update length
|
// Update length
|
if (length_change == 2'b01)
|
if (length_change == 2'b01)
|
length = length + length_change_size;
|
length = length + length_change_size;
|
|
|
if ((length_change == 2'b10) &&
|
if ((length_change == 2'b10) &&
|
((length - length_change_size) > 32))
|
((length - length_change_size) > 32))
|
length = length - length_change_size;
|
length = length - length_change_size;
|
|
|
// Increment error type
|
// Increment error type
|
if (error_this_time)
|
if (error_this_time)
|
error_type = error_type + 1;
|
error_type = error_type + 1;
|
if (error_type > 3)
|
if (error_type > 3)
|
error_type = 0;
|
error_type = 0;
|
|
|
|
|
// Check if we should put in an error this time
|
// Check if we should put in an error this time
|
if (j%random_error_mod == 0)
|
if (j%random_error_mod == 0)
|
error_this_time = 1;
|
error_this_time = 1;
|
else
|
else
|
error_this_time = 0;
|
error_this_time = 0;
|
|
|
eth_phy0.rx_err(0);
|
eth_phy0.rx_err(0);
|
|
|
// Now wait to check if we have filled up all the RX BDs and
|
// Now wait to check if we have filled up all the RX BDs and
|
// the this packet would start writing over them. Only really an
|
// the this packet would start writing over them. Only really an
|
// issue when doing minimum IPG tests.
|
// issue when doing minimum IPG tests.
|
while(((eth_rx_num_packets_sent+1) - eth_rx_num_packets_checked)
|
while(((eth_rx_num_packets_sent+1) - eth_rx_num_packets_checked)
|
== num_rx_bds)
|
== num_rx_bds)
|
#100;
|
#100;
|
|
|
|
|
end // for (j=0;j<num_packets | length <32;j=j+1)
|
end // for (j=0;j<num_packets | length <32;j=j+1)
|
end
|
end
|
endtask // send_packet_loop
|
endtask // send_packet_loop
|
|
|
// Local buffer of "sent" data to the ethernet MAC, we will check against
|
// Local buffer of "sent" data to the ethernet MAC, we will check against
|
// Size of our local buffer in bytes
|
// Size of our local buffer in bytes
|
parameter eth_rx_sent_circbuf_size = (16*1024);
|
parameter eth_rx_sent_circbuf_size = (16*1024);
|
parameter eth_rx_sent_circbuf_size_mask = eth_rx_sent_circbuf_size - 1;
|
parameter eth_rx_sent_circbuf_size_mask = eth_rx_sent_circbuf_size - 1;
|
integer eth_rx_sent_circbuf_fill_ptr = 0;
|
integer eth_rx_sent_circbuf_fill_ptr = 0;
|
integer eth_rx_sent_circbuf_read_ptr = 0;
|
integer eth_rx_sent_circbuf_read_ptr = 0;
|
// The actual buffer
|
// The actual buffer
|
reg [7:0] eth_rx_sent_circbuf [0:eth_rx_sent_circbuf_size-1];
|
reg [7:0] eth_rx_sent_circbuf [0:eth_rx_sent_circbuf_size-1];
|
|
|
/*
|
/*
|
TASKS for set and check RX packets:
|
TASKS for set and check RX packets:
|
-----------------------------------
|
-----------------------------------
|
set_rx_packet
|
set_rx_packet
|
(rxpnt[31:0], len[15:0], plus_nibble, d_addr[47:0], s_addr[47:0], type_len[15:0], start_data[7:0]);
|
(rxpnt[31:0], len[15:0], plus_nibble, d_addr[47:0], s_addr[47:0], type_len[15:0], start_data[7:0]);
|
check_rx_packet
|
check_rx_packet
|
(rxpnt_phy[31:0], rxpnt_wb[31:0], len[15:0], plus_nibble, successful_nibble, failure[31:0]);
|
(rxpnt_phy[31:0], rxpnt_wb[31:0], len[15:0], plus_nibble, successful_nibble, failure[31:0]);
|
*/
|
*/
|
task set_rx_packet;
|
task set_rx_packet;
|
input [31:0] rxpnt; // pointer to place in in the phy rx buffer we'll start at
|
input [31:0] rxpnt; // pointer to place in in the phy rx buffer we'll start at
|
input [15:0] len;
|
input [15:0] len;
|
input plus_dribble_nibble; // if length is longer for one nibble
|
input plus_dribble_nibble; // if length is longer for one nibble
|
input [47:0] eth_dest_addr;
|
input [47:0] eth_dest_addr;
|
input [47:0] eth_source_addr;
|
input [47:0] eth_source_addr;
|
input [15:0] eth_type_len;
|
input [15:0] eth_type_len;
|
input [7:0] eth_start_data;
|
input [7:0] eth_start_data;
|
input random_fill;
|
input random_fill;
|
integer i, sd;
|
integer i, sd;
|
reg [47:0] dest_addr;
|
reg [47:0] dest_addr;
|
reg [47:0] source_addr;
|
reg [47:0] source_addr;
|
reg [15:0] type_len;
|
reg [15:0] type_len;
|
reg [21:0] buffer;
|
reg [21:0] buffer;
|
reg delta_t;
|
reg delta_t;
|
|
|
begin
|
begin
|
buffer = rxpnt[21:0];
|
buffer = rxpnt[21:0];
|
dest_addr = eth_dest_addr;
|
dest_addr = eth_dest_addr;
|
source_addr = eth_source_addr;
|
source_addr = eth_source_addr;
|
type_len = eth_type_len;
|
type_len = eth_type_len;
|
sd = eth_start_data;
|
sd = eth_start_data;
|
delta_t = 0;
|
delta_t = 0;
|
for(i = 0; i < len; i = i + 1)
|
for(i = 0; i < len; i = i + 1)
|
begin
|
begin
|
if (i < 6)
|
if (i < 6)
|
begin
|
begin
|
eth_phy0.rx_mem[buffer] = dest_addr[47:40];
|
eth_phy0.rx_mem[buffer] = dest_addr[47:40];
|
dest_addr = dest_addr << 8;
|
dest_addr = dest_addr << 8;
|
end
|
end
|
else if (i < 12)
|
else if (i < 12)
|
begin
|
begin
|
eth_phy0.rx_mem[buffer] = source_addr[47:40];
|
eth_phy0.rx_mem[buffer] = source_addr[47:40];
|
source_addr = source_addr << 8;
|
source_addr = source_addr << 8;
|
end
|
end
|
else if (i < 14)
|
else if (i < 14)
|
begin
|
begin
|
eth_phy0.rx_mem[buffer] = type_len[15:8];
|
eth_phy0.rx_mem[buffer] = type_len[15:8];
|
type_len = type_len << 8;
|
type_len = type_len << 8;
|
end
|
end
|
else
|
else
|
begin
|
begin
|
if (random_fill)
|
if (random_fill)
|
begin
|
begin
|
if (lfsr_last_byte == 0)
|
if (lfsr_last_byte == 0)
|
eth_phy0.rx_mem[buffer] = lfsr[15:8];
|
eth_phy0.rx_mem[buffer] = lfsr[15:8];
|
if (lfsr_last_byte == 1)
|
if (lfsr_last_byte == 1)
|
eth_phy0.rx_mem[buffer] = lfsr[23:16];
|
eth_phy0.rx_mem[buffer] = lfsr[23:16];
|
if (lfsr_last_byte == 2)
|
if (lfsr_last_byte == 2)
|
eth_phy0.rx_mem[buffer] = lfsr[31:24];
|
eth_phy0.rx_mem[buffer] = lfsr[31:24];
|
if (lfsr_last_byte == 3)
|
if (lfsr_last_byte == 3)
|
begin
|
begin
|
eth_phy0.rx_mem[buffer] = lfsr[7:0];
|
eth_phy0.rx_mem[buffer] = lfsr[7:0];
|
lfsr = {lfsr[30:0],(((lfsr[31] ^ lfsr[6]) ^
|
lfsr = {lfsr[30:0],(((lfsr[31] ^ lfsr[6]) ^
|
lfsr[5]) ^ lfsr[1])};
|
lfsr[5]) ^ lfsr[1])};
|
lfsr_last_byte = 0;
|
lfsr_last_byte = 0;
|
end
|
end
|
else
|
else
|
lfsr_last_byte = lfsr_last_byte + 1;
|
lfsr_last_byte = lfsr_last_byte + 1;
|
|
|
end // if (random_fill)
|
end // if (random_fill)
|
else
|
else
|
eth_phy0.rx_mem[buffer] = sd[7:0];
|
eth_phy0.rx_mem[buffer] = sd[7:0];
|
sd = sd + 1;
|
sd = sd + 1;
|
end // else: !if(i < 14)
|
end // else: !if(i < 14)
|
|
|
// Update our local buffer
|
// Update our local buffer
|
eth_rx_sent_circbuf[eth_rx_sent_circbuf_fill_ptr]
|
eth_rx_sent_circbuf[eth_rx_sent_circbuf_fill_ptr]
|
= eth_phy0.rx_mem[buffer];
|
= eth_phy0.rx_mem[buffer];
|
eth_rx_sent_circbuf_fill_ptr = (eth_rx_sent_circbuf_fill_ptr+1)&
|
eth_rx_sent_circbuf_fill_ptr = (eth_rx_sent_circbuf_fill_ptr+1)&
|
eth_rx_sent_circbuf_size_mask;
|
eth_rx_sent_circbuf_size_mask;
|
|
|
buffer = buffer + 1;
|
buffer = buffer + 1;
|
end // for (i = 0; i < len; i = i + 1)
|
end // for (i = 0; i < len; i = i + 1)
|
|
|
delta_t = !delta_t;
|
delta_t = !delta_t;
|
if (plus_dribble_nibble)
|
if (plus_dribble_nibble)
|
eth_phy0.rx_mem[buffer] = {4'h0, 4'hD /*sd[3:0]*/};
|
eth_phy0.rx_mem[buffer] = {4'h0, 4'hD /*sd[3:0]*/};
|
delta_t = !delta_t;
|
delta_t = !delta_t;
|
end
|
end
|
endtask // set_rx_packet
|
endtask // set_rx_packet
|
|
|
|
|
|
|
|
|
task set_rx_addr_type;
|
task set_rx_addr_type;
|
input [31:0] rxpnt;
|
input [31:0] rxpnt;
|
input [47:0] eth_dest_addr;
|
input [47:0] eth_dest_addr;
|
input [47:0] eth_source_addr;
|
input [47:0] eth_source_addr;
|
input [15:0] eth_type_len;
|
input [15:0] eth_type_len;
|
integer i;
|
integer i;
|
reg [47:0] dest_addr;
|
reg [47:0] dest_addr;
|
reg [47:0] source_addr;
|
reg [47:0] source_addr;
|
reg [15:0] type_len;
|
reg [15:0] type_len;
|
reg [21:0] buffer;
|
reg [21:0] buffer;
|
reg delta_t;
|
reg delta_t;
|
begin
|
begin
|
buffer = rxpnt[21:0];
|
buffer = rxpnt[21:0];
|
dest_addr = eth_dest_addr;
|
dest_addr = eth_dest_addr;
|
source_addr = eth_source_addr;
|
source_addr = eth_source_addr;
|
type_len = eth_type_len;
|
type_len = eth_type_len;
|
delta_t = 0;
|
delta_t = 0;
|
for(i = 0; i < 14; i = i + 1)
|
for(i = 0; i < 14; i = i + 1)
|
begin
|
begin
|
if (i < 6)
|
if (i < 6)
|
begin
|
begin
|
eth_phy0.rx_mem[buffer] = dest_addr[47:40];
|
eth_phy0.rx_mem[buffer] = dest_addr[47:40];
|
dest_addr = dest_addr << 8;
|
dest_addr = dest_addr << 8;
|
end
|
end
|
else if (i < 12)
|
else if (i < 12)
|
begin
|
begin
|
eth_phy0.rx_mem[buffer] = source_addr[47:40];
|
eth_phy0.rx_mem[buffer] = source_addr[47:40];
|
source_addr = source_addr << 8;
|
source_addr = source_addr << 8;
|
end
|
end
|
else // if (i < 14)
|
else // if (i < 14)
|
begin
|
begin
|
eth_phy0.rx_mem[buffer] = type_len[15:8];
|
eth_phy0.rx_mem[buffer] = type_len[15:8];
|
type_len = type_len << 8;
|
type_len = type_len << 8;
|
end
|
end
|
buffer = buffer + 1;
|
buffer = buffer + 1;
|
end
|
end
|
delta_t = !delta_t;
|
delta_t = !delta_t;
|
end
|
end
|
endtask // set_rx_addr_type
|
endtask // set_rx_addr_type
|
|
|
|
|
// Check if we're using a synthesized version of eth module
|
// Check if we're using a synthesized version of eth module
|
`ifdef ethmac_IS_GATELEVEL
|
`ifdef ethmac_IS_GATELEVEL
|
|
|
// Get the length/status register of the ethernet buffer descriptor
|
// Get the length/status register of the ethernet buffer descriptor
|
task get_bd_lenstat;
|
task get_bd_lenstat;
|
input [31:0] bd_num;// Number of ethernet BD to check
|
input [31:0] bd_num;// Number of ethernet BD to check
|
output [31:0] bd_lenstat;
|
output [31:0] bd_lenstat;
|
`ifdef ACTEL
|
`ifdef ACTEL
|
reg [8:0] tmp;
|
reg [8:0] tmp;
|
integer raddr;
|
integer raddr;
|
`endif
|
`endif
|
begin
|
begin
|
`ifdef ACTEL
|
`ifdef ACTEL
|
|
|
// Pull from the Actel memory model
|
// Pull from the Actel memory model
|
raddr = `ETH_BD_RAM_PATH.\mem_tile.I_1 .get_address((bd_num*2));
|
raddr = `ETH_BD_RAM_PATH.\mem_tile.I_1 .get_address((bd_num*2));
|
|
|
tmp = `ETH_BD_RAM_PATH.\mem_tile.I_1 .MEM_512_9[(raddr*2)];
|
tmp = `ETH_BD_RAM_PATH.\mem_tile.I_1 .MEM_512_9[(raddr*2)];
|
bd_lenstat[8:0] = tmp[8:0];
|
bd_lenstat[8:0] = tmp[8:0];
|
|
|
tmp = `ETH_BD_RAM_PATH.\mem_tile.I_1 .MEM_512_9[(raddr*2)+1];
|
tmp = `ETH_BD_RAM_PATH.\mem_tile.I_1 .MEM_512_9[(raddr*2)+1];
|
bd_lenstat[17:9] = tmp[8:0];
|
bd_lenstat[17:9] = tmp[8:0];
|
|
|
raddr = `ETH_BD_RAM_PATH.\mem_tile_0.I_1 .get_address((bd_num*2));
|
raddr = `ETH_BD_RAM_PATH.\mem_tile_0.I_1 .get_address((bd_num*2));
|
|
|
tmp = `ETH_BD_RAM_PATH.\mem_tile_0.I_1 .MEM_512_9[(raddr*2)];
|
tmp = `ETH_BD_RAM_PATH.\mem_tile_0.I_1 .MEM_512_9[(raddr*2)];
|
bd_lenstat[26:18] = tmp[8:0];
|
bd_lenstat[26:18] = tmp[8:0];
|
|
|
tmp = `ETH_BD_RAM_PATH.\mem_tile_0.I_1 .MEM_512_9[(raddr*2)+1];
|
tmp = `ETH_BD_RAM_PATH.\mem_tile_0.I_1 .MEM_512_9[(raddr*2)+1];
|
bd_lenstat[31:27] = tmp[4:0];
|
bd_lenstat[31:27] = tmp[4:0];
|
|
|
//$display("(%t) read eth bd lenstat %h",$time, bd_lenstat);
|
//$display("(%t) read eth bd lenstat %h",$time, bd_lenstat);
|
`endif
|
`endif
|
end
|
end
|
endtask // get_bd_lenstat
|
endtask // get_bd_lenstat
|
|
|
// Get the length/status register of the ethernet buffer descriptor
|
// Get the length/status register of the ethernet buffer descriptor
|
task get_bd_addr;
|
task get_bd_addr;
|
input [31:0] bd_num;// Number of the ethernet BD to check
|
input [31:0] bd_num;// Number of the ethernet BD to check
|
output [31:0] bd_addr;
|
output [31:0] bd_addr;
|
`ifdef ACTEL
|
`ifdef ACTEL
|
reg [8:0] tmp;
|
reg [8:0] tmp;
|
integer raddr;
|
integer raddr;
|
`endif
|
`endif
|
begin
|
begin
|
`ifdef ACTEL
|
`ifdef ACTEL
|
// Pull from the Actel memory model
|
// Pull from the Actel memory model
|
raddr = `ETH_BD_RAM_PATH.\mem_tile.I_1 .get_address((bd_num*2)+1);
|
raddr = `ETH_BD_RAM_PATH.\mem_tile.I_1 .get_address((bd_num*2)+1);
|
|
|
tmp = `ETH_BD_RAM_PATH.\mem_tile.I_1 .MEM_512_9[(raddr*2)];
|
tmp = `ETH_BD_RAM_PATH.\mem_tile.I_1 .MEM_512_9[(raddr*2)];
|
bd_addr[8:0] = tmp[8:0];
|
bd_addr[8:0] = tmp[8:0];
|
|
|
tmp = `ETH_BD_RAM_PATH.\mem_tile.I_1 .MEM_512_9[(raddr*2)+1];
|
tmp = `ETH_BD_RAM_PATH.\mem_tile.I_1 .MEM_512_9[(raddr*2)+1];
|
bd_addr[17:9] = tmp[8:0];
|
bd_addr[17:9] = tmp[8:0];
|
|
|
raddr = `ETH_BD_RAM_PATH.\mem_tile_0.I_1 .get_address((bd_num*2)+1);
|
raddr = `ETH_BD_RAM_PATH.\mem_tile_0.I_1 .get_address((bd_num*2)+1);
|
|
|
tmp = `ETH_BD_RAM_PATH.\mem_tile_0.I_1 .MEM_512_9[(raddr*2)];
|
tmp = `ETH_BD_RAM_PATH.\mem_tile_0.I_1 .MEM_512_9[(raddr*2)];
|
bd_addr[26:18] = tmp[8:0];
|
bd_addr[26:18] = tmp[8:0];
|
|
|
tmp = `ETH_BD_RAM_PATH.\mem_tile_0.I_1 .MEM_512_9[(raddr*2)+1];
|
tmp = `ETH_BD_RAM_PATH.\mem_tile_0.I_1 .MEM_512_9[(raddr*2)+1];
|
bd_addr[31:27] = tmp[4:0];
|
bd_addr[31:27] = tmp[4:0];
|
|
|
//$display("(%t) read eth bd%d addr %h",$time,bd_num, bd_addr);
|
//$display("(%t) read eth bd%d addr %h",$time,bd_num, bd_addr);
|
`endif
|
`endif
|
end
|
end
|
endtask // get_bd_addr
|
endtask // get_bd_addr
|
|
|
`else // !`ifdef ethmac_IS_GATELEVEL
|
`else // !`ifdef ethmac_IS_GATELEVEL
|
|
|
// Get the length/status register of the ethernet buffer descriptor
|
// Get the length/status register of the ethernet buffer descriptor
|
task get_bd_lenstat;
|
task get_bd_lenstat;
|
input [31:0] bd_num;// Number of ethernet BD to check
|
input [31:0] bd_num;// Number of ethernet BD to check
|
output [31:0] bd_lenstat;
|
output [31:0] bd_lenstat;
|
begin
|
begin
|
bd_lenstat = `ETH_BD_RAM_PATH.mem[(bd_num*2)];
|
bd_lenstat = `ETH_BD_RAM_PATH.mem[(bd_num*2)];
|
end
|
end
|
endtask // get_bd_lenstat
|
endtask // get_bd_lenstat
|
|
|
// Get the length/status register of the ethernet buffer descriptor
|
// Get the length/status register of the ethernet buffer descriptor
|
task get_bd_addr;
|
task get_bd_addr;
|
input [31:0] bd_num;// Number of the ethernet BD to check
|
input [31:0] bd_num;// Number of the ethernet BD to check
|
output [31:0] bd_addr;
|
output [31:0] bd_addr;
|
begin
|
begin
|
bd_addr = `ETH_BD_RAM_PATH.mem[((bd_num*2)+1)];
|
bd_addr = `ETH_BD_RAM_PATH.mem[((bd_num*2)+1)];
|
//$display("(%t) read eth bd%d addr %h",$time,bd_num, bd_addr);
|
//$display("(%t) read eth bd%d addr %h",$time,bd_num, bd_addr);
|
end
|
end
|
endtask // get_bd_addr
|
endtask // get_bd_addr
|
`endif
|
`endif
|
|
|
// Always block triggered by finishing of transmission of new packet from
|
// Always block triggered by finishing of transmission of new packet from
|
// send_packet_loop
|
// send_packet_loop
|
integer eth_rx_packet_length_to_check;
|
integer eth_rx_packet_length_to_check;
|
|
|
always @*
|
always @*
|
begin
|
begin
|
// Loop here until:
|
// Loop here until:
|
// 1 - packets sent is not equal to packets checked (ie. some to check)
|
// 1 - packets sent is not equal to packets checked (ie. some to check)
|
// 2 - we're explicitly disabled for some reason
|
// 2 - we're explicitly disabled for some reason
|
// 3 - Receive has been disabled in the MAC
|
// 3 - Receive has been disabled in the MAC
|
while((eth_rx_num_packets_sent == eth_rx_num_packets_checked) ||
|
while((eth_rx_num_packets_sent == eth_rx_num_packets_checked) ||
|
!eth_stim_check_rx_packet_contents || !(ethmac_rxen===1'b1))
|
!eth_stim_check_rx_packet_contents || !(ethmac_rxen===1'b1))
|
#1000;
|
#1000;
|
|
|
eth_rx_packet_length_to_check
|
eth_rx_packet_length_to_check
|
= rx_packet_lengths[(eth_rx_num_packets_checked & 12'h3ff)];
|
= rx_packet_lengths[(eth_rx_num_packets_checked & 12'h3ff)];
|
|
|
if ( eth_rx_packet_length_to_check !== 32'heeeeeeee)
|
if ( eth_rx_packet_length_to_check !== 32'heeeeeeee)
|
check_rx_packet(expected_rxbd, 0, eth_rx_packet_length_to_check);
|
check_rx_packet(expected_rxbd, 0, eth_rx_packet_length_to_check);
|
|
|
eth_rx_num_packets_checked = eth_rx_num_packets_checked + 1;
|
eth_rx_num_packets_checked = eth_rx_num_packets_checked + 1;
|
|
|
expected_rxbd = expected_rxbd + 1;
|
expected_rxbd = expected_rxbd + 1;
|
|
|
// Wrap
|
// Wrap
|
if (expected_rxbd == (num_tx_bds + num_rx_bds))
|
if (expected_rxbd == (num_tx_bds + num_rx_bds))
|
expected_rxbd = num_tx_bds;
|
expected_rxbd = num_tx_bds;
|
end
|
end
|
|
|
task check_rx_packet;
|
task check_rx_packet;
|
|
|
input [31:0] rx_bd_num;
|
input [31:0] rx_bd_num;
|
input [31:0] rxpnt_phy; // Pointer in array of data in PHY
|
input [31:0] rxpnt_phy; // Pointer in array of data in PHY
|
input [31:0] len;
|
input [31:0] len;
|
|
|
reg [31:0] rx_bd_lenstat;
|
reg [31:0] rx_bd_lenstat;
|
reg [31:0] rx_bd_addr;
|
reg [31:0] rx_bd_addr;
|
reg [7:0] phy_byte;
|
reg [7:0] phy_byte;
|
|
|
reg [31:0] rxpnt_wb; // Pointer in array to where data should be
|
reg [31:0] rxpnt_wb; // Pointer in array to where data should be
|
reg [24:0] rxpnt_sdram; // byte address from CPU in RAM
|
reg [24:0] rxpnt_sdram; // byte address from CPU in RAM
|
reg [15:0] sdram_short;
|
reg [15:0] sdram_short;
|
reg [7:0] sdram_byte;
|
reg [7:0] sdram_byte;
|
//reg [7:0] phy_rx_mem [0:2000];
|
//reg [7:0] phy_rx_mem [0:2000];
|
|
|
integer i;
|
integer i;
|
integer failure;
|
integer failure;
|
|
|
begin
|
begin
|
|
|
failure = 0;
|
failure = 0;
|
|
|
// Wait until the buffer descriptor indicates the packet has been
|
// Wait until the buffer descriptor indicates the packet has been
|
// received...
|
// received...
|
get_bd_lenstat(rx_bd_num, rx_bd_lenstat);
|
get_bd_lenstat(rx_bd_num, rx_bd_lenstat);
|
while (rx_bd_lenstat & 32'h00008000)// Check Empty bit
|
while (rx_bd_lenstat & 32'h00008000)// Check Empty bit
|
begin
|
begin
|
#10;
|
#10;
|
get_bd_lenstat(rx_bd_num, rx_bd_lenstat);
|
get_bd_lenstat(rx_bd_num, rx_bd_lenstat);
|
//$display("(%t) check_rx_packet: poll bd %d: 0x%h",$time,
|
//$display("(%t) check_rx_packet: poll bd %d: 0x%h",$time,
|
// rx_bd_num, rx_bd_lenstat);
|
// rx_bd_num, rx_bd_lenstat);
|
end
|
end
|
|
|
|
|
// Delay some time - takes a bit for the Wishbone FSM to pipe out the
|
// Delay some time - takes a bit for the Wishbone FSM to pipe out the
|
// packet over Wishbone and into whatever memory it's going into
|
// packet over Wishbone and into whatever memory it's going into
|
#Td_rx_packet_check;
|
#Td_rx_packet_check;
|
|
|
// Ok, buffer filled, let's get its offset in memory
|
// Ok, buffer filled, let's get its offset in memory
|
get_bd_addr(rx_bd_num, rx_bd_addr);
|
get_bd_addr(rx_bd_num, rx_bd_addr);
|
|
|
$display("(%t) Check RX packet: bd %d: 0x%h, addr 0x%h",$time,
|
$display("(%t) Check RX packet: bd %d: 0x%h, addr 0x%h",$time,
|
rx_bd_num, rx_bd_lenstat, rx_bd_addr);
|
rx_bd_num, rx_bd_lenstat, rx_bd_addr);
|
|
|
|
|
// We're never going to be using more than about 256KB of receive buffer
|
// We're never going to be using more than about 256KB of receive buffer
|
// so let's lop off the top bit of the address pointer - we only want
|
// so let's lop off the top bit of the address pointer - we only want
|
// the offset from the base of the memory bank
|
// the offset from the base of the memory bank
|
|
|
rxpnt_wb = {14'd0,rx_bd_addr[17:0]};
|
rxpnt_wb = {14'd0,rx_bd_addr[17:0]};
|
rxpnt_sdram = rx_bd_addr[24:0];
|
rxpnt_sdram = rx_bd_addr[24:0];
|
|
|
`ifdef VERSATILE_SDRAM
|
|
// We'll look inside the SDRAM array
|
|
// Hard coded for the SDRAM buffer area to be from the halfway mark in
|
|
// memory (so starting in Bank2)
|
|
// We'll be passed the offset from the beginning of the buffer area
|
|
// in rxpnt_wb. This value will be in bytes.
|
|
|
|
//$display("RAM pointer for BD is 0x%h, SDRAM addr is 0x%h", rx_bd_addr, rxpnt_sdram);
|
//$display("RAM pointer for BD is 0x%h, SDRAM addr is 0x%h", rx_bd_addr, rxpnt_sdram);
|
|
|
|
|
for (i=0;i<len;i=i+1)
|
for (i=0;i<len;i=i+1)
|
begin
|
begin
|
|
|
|
sdram_byte = 8'hx;
|
|
`ifdef VERSATILE_SDRAM
|
sdram0.get_byte(rxpnt_sdram,sdram_byte);
|
sdram0.get_byte(rxpnt_sdram,sdram_byte);
|
|
`endif
|
|
`ifdef XILINX_DDR2
|
|
get_byte_from_xilinx_ddr2(rxpnt_sdram, sdram_byte);
|
|
`endif
|
|
if (sdram_byte === 8'hx)
|
|
begin
|
|
$display(" * Error:");
|
|
|
|
$display(" * eth_stim needs to be able to access the main memory to check packet rx/tx");
|
|
$display("RAM pointer for BD is 0x%h, bank offset we'll use is 0x%h",
|
|
rx_bd_addr, rxpnt_wb);
|
|
$finish;
|
|
end
|
|
|
phy_byte = eth_rx_sent_circbuf[eth_rx_sent_circbuf_read_ptr];//phy_rx_mem[buffer]; //eth_phy0.rx_mem[buffer];
|
phy_byte = eth_rx_sent_circbuf[eth_rx_sent_circbuf_read_ptr];//phy_rx_mem[buffer]; //eth_phy0.rx_mem[buffer];
|
|
|
if (phy_byte !== sdram_byte)
|
if (phy_byte !== sdram_byte)
|
begin
|
begin
|
// `TIME;
|
// `TIME;
|
$display("*E Wrong byte (%5d) of RX packet %5d! phy = %h, ram = %h",
|
$display("*E Wrong byte (%5d) of RX packet %5d! phy = %h, ram = %h",
|
i, eth_rx_num_packets_checked, phy_byte, sdram_byte);
|
i, eth_rx_num_packets_checked, phy_byte, sdram_byte);
|
failure = 1;
|
failure = 1;
|
end
|
end
|
|
|
eth_rx_sent_circbuf_read_ptr = (eth_rx_sent_circbuf_read_ptr+1)&
|
eth_rx_sent_circbuf_read_ptr = (eth_rx_sent_circbuf_read_ptr+1)&
|
eth_rx_sent_circbuf_size_mask;
|
eth_rx_sent_circbuf_size_mask;
|
|
|
rxpnt_sdram = rxpnt_sdram+1;
|
rxpnt_sdram = rxpnt_sdram+1;
|
|
|
end // for (i=0;i<len;i=i+2)
|
end // for (i=0;i<len;i=i+2)
|
`else
|
|
|
|
$display("SET ME UP TO LOOK IN ANOTHER MEMORY!");
|
|
$display("RAM pointer for BD is 0x%h, bank offset we'll use is 0x%h",
|
|
rx_bd_addr, rxpnt_wb);
|
|
$finish;
|
|
|
|
|
|
`endif // !`ifdef VERSATILE_SDRAM
|
|
|
|
if (failure)
|
if (failure)
|
begin
|
begin
|
#100
|
#100
|
`TIME;
|
`TIME;
|
$display("*E Recieved packet %0d, length %0d bytes, had an error. Finishing simulation.", eth_rx_num_packets_checked, len);
|
$display("*E Recieved packet %0d, length %0d bytes, had an error. Finishing simulation.", eth_rx_num_packets_checked, len);
|
$finish;
|
$finish;
|
end
|
end
|
else
|
else
|
begin
|
begin
|
#1 $display( "(%0t)(%m) RX packet %0d: %0d bytes in memory OK!",$time,eth_rx_num_packets_checked, len);
|
#1 $display( "(%0t)(%m) RX packet %0d: %0d bytes in memory OK!",$time,eth_rx_num_packets_checked, len);
|
|
|
end
|
end
|
end
|
end
|
endtask // check_rx_packet
|
endtask // check_rx_packet
|
|
|
|
|
//////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////
|
// Ethernet CRC Basic tasks
|
// Ethernet CRC Basic tasks
|
//////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////
|
|
|
task append_rx_crc;
|
task append_rx_crc;
|
input [31:0] rxpnt_phy; // source
|
input [31:0] rxpnt_phy; // source
|
input [15:0] len; // length in bytes without CRC
|
input [15:0] len; // length in bytes without CRC
|
input plus_dribble_nibble; // if length is longer for one nibble
|
input plus_dribble_nibble; // if length is longer for one nibble
|
input negated_crc; // if appended CRC is correct or not
|
input negated_crc; // if appended CRC is correct or not
|
reg [31:0] crc;
|
reg [31:0] crc;
|
reg [7:0] tmp;
|
reg [7:0] tmp;
|
reg [31:0] addr_phy;
|
reg [31:0] addr_phy;
|
reg delta_t;
|
reg delta_t;
|
begin
|
begin
|
addr_phy = rxpnt_phy + len;
|
addr_phy = rxpnt_phy + len;
|
delta_t = 0;
|
delta_t = 0;
|
// calculate CRC from prepared packet
|
// calculate CRC from prepared packet
|
paralel_crc_phy_rx(rxpnt_phy, {16'h0, len}, plus_dribble_nibble, crc);
|
paralel_crc_phy_rx(rxpnt_phy, {16'h0, len}, plus_dribble_nibble, crc);
|
if (negated_crc)
|
if (negated_crc)
|
crc = ~crc;
|
crc = ~crc;
|
delta_t = !delta_t;
|
delta_t = !delta_t;
|
|
|
if (plus_dribble_nibble)
|
if (plus_dribble_nibble)
|
begin
|
begin
|
tmp = eth_phy0.rx_mem[addr_phy];
|
tmp = eth_phy0.rx_mem[addr_phy];
|
eth_phy0.rx_mem[addr_phy] = {crc[27:24], tmp[3:0]};
|
eth_phy0.rx_mem[addr_phy] = {crc[27:24], tmp[3:0]};
|
eth_phy0.rx_mem[addr_phy + 1] = {crc[19:16], crc[31:28]};
|
eth_phy0.rx_mem[addr_phy + 1] = {crc[19:16], crc[31:28]};
|
eth_phy0.rx_mem[addr_phy + 2] = {crc[11:8], crc[23:20]};
|
eth_phy0.rx_mem[addr_phy + 2] = {crc[11:8], crc[23:20]};
|
eth_phy0.rx_mem[addr_phy + 3] = {crc[3:0], crc[15:12]};
|
eth_phy0.rx_mem[addr_phy + 3] = {crc[3:0], crc[15:12]};
|
eth_phy0.rx_mem[addr_phy + 4] = {4'h0, crc[7:4]};
|
eth_phy0.rx_mem[addr_phy + 4] = {4'h0, crc[7:4]};
|
end
|
end
|
else
|
else
|
begin
|
begin
|
eth_phy0.rx_mem[addr_phy] = crc[31:24];
|
eth_phy0.rx_mem[addr_phy] = crc[31:24];
|
eth_phy0.rx_mem[addr_phy + 1] = crc[23:16];
|
eth_phy0.rx_mem[addr_phy + 1] = crc[23:16];
|
eth_phy0.rx_mem[addr_phy + 2] = crc[15:8];
|
eth_phy0.rx_mem[addr_phy + 2] = crc[15:8];
|
eth_phy0.rx_mem[addr_phy + 3] = crc[7:0];
|
eth_phy0.rx_mem[addr_phy + 3] = crc[7:0];
|
end
|
end
|
end
|
end
|
endtask // append_rx_crc
|
endtask // append_rx_crc
|
|
|
task append_rx_crc_delayed;
|
task append_rx_crc_delayed;
|
input [31:0] rxpnt_phy; // source
|
input [31:0] rxpnt_phy; // source
|
input [15:0] len; // length in bytes without CRC
|
input [15:0] len; // length in bytes without CRC
|
input plus_dribble_nibble; // if length is longer for one nibble
|
input plus_dribble_nibble; // if length is longer for one nibble
|
input negated_crc; // if appended CRC is correct or not
|
input negated_crc; // if appended CRC is correct or not
|
reg [31:0] crc;
|
reg [31:0] crc;
|
reg [7:0] tmp;
|
reg [7:0] tmp;
|
reg [31:0] addr_phy;
|
reg [31:0] addr_phy;
|
reg delta_t;
|
reg delta_t;
|
begin
|
begin
|
addr_phy = rxpnt_phy + len;
|
addr_phy = rxpnt_phy + len;
|
delta_t = 0;
|
delta_t = 0;
|
// calculate CRC from prepared packet
|
// calculate CRC from prepared packet
|
paralel_crc_phy_rx(rxpnt_phy+4, {16'h0, len}-4, plus_dribble_nibble, crc);
|
paralel_crc_phy_rx(rxpnt_phy+4, {16'h0, len}-4, plus_dribble_nibble, crc);
|
if (negated_crc)
|
if (negated_crc)
|
crc = ~crc;
|
crc = ~crc;
|
delta_t = !delta_t;
|
delta_t = !delta_t;
|
|
|
if (plus_dribble_nibble)
|
if (plus_dribble_nibble)
|
begin
|
begin
|
tmp = eth_phy0.rx_mem[addr_phy];
|
tmp = eth_phy0.rx_mem[addr_phy];
|
eth_phy0.rx_mem[addr_phy] = {crc[27:24], tmp[3:0]};
|
eth_phy0.rx_mem[addr_phy] = {crc[27:24], tmp[3:0]};
|
eth_phy0.rx_mem[addr_phy + 1] = {crc[19:16], crc[31:28]};
|
eth_phy0.rx_mem[addr_phy + 1] = {crc[19:16], crc[31:28]};
|
eth_phy0.rx_mem[addr_phy + 2] = {crc[11:8], crc[23:20]};
|
eth_phy0.rx_mem[addr_phy + 2] = {crc[11:8], crc[23:20]};
|
eth_phy0.rx_mem[addr_phy + 3] = {crc[3:0], crc[15:12]};
|
eth_phy0.rx_mem[addr_phy + 3] = {crc[3:0], crc[15:12]};
|
eth_phy0.rx_mem[addr_phy + 4] = {4'h0, crc[7:4]};
|
eth_phy0.rx_mem[addr_phy + 4] = {4'h0, crc[7:4]};
|
end
|
end
|
else
|
else
|
begin
|
begin
|
eth_phy0.rx_mem[addr_phy] = crc[31:24];
|
eth_phy0.rx_mem[addr_phy] = crc[31:24];
|
eth_phy0.rx_mem[addr_phy + 1] = crc[23:16];
|
eth_phy0.rx_mem[addr_phy + 1] = crc[23:16];
|
eth_phy0.rx_mem[addr_phy + 2] = crc[15:8];
|
eth_phy0.rx_mem[addr_phy + 2] = crc[15:8];
|
eth_phy0.rx_mem[addr_phy + 3] = crc[7:0];
|
eth_phy0.rx_mem[addr_phy + 3] = crc[7:0];
|
end
|
end
|
end
|
end
|
endtask // append_rx_crc_delayed
|
endtask // append_rx_crc_delayed
|
|
|
|
|
// paralel CRC calculating for PHY RX
|
// paralel CRC calculating for PHY RX
|
task paralel_crc_phy_rx;
|
task paralel_crc_phy_rx;
|
input [31:0] start_addr; // start address
|
input [31:0] start_addr; // start address
|
input [31:0] len; // length of frame in Bytes without CRC length
|
input [31:0] len; // length of frame in Bytes without CRC length
|
input plus_dribble_nibble; // if length is longer for one nibble
|
input plus_dribble_nibble; // if length is longer for one nibble
|
output [31:0] crc_out;
|
output [31:0] crc_out;
|
reg [21:0] addr_cnt; // only 22 address lines
|
reg [21:0] addr_cnt; // only 22 address lines
|
integer word_cnt;
|
integer word_cnt;
|
integer nibble_cnt;
|
integer nibble_cnt;
|
reg [31:0] load_reg;
|
reg [31:0] load_reg;
|
reg delta_t;
|
reg delta_t;
|
reg [31:0] crc_next;
|
reg [31:0] crc_next;
|
reg [31:0] crc;
|
reg [31:0] crc;
|
reg crc_error;
|
reg crc_error;
|
reg [3:0] data_in;
|
reg [3:0] data_in;
|
integer i;
|
integer i;
|
begin
|
begin
|
#1 addr_cnt = start_addr[21:0];
|
#1 addr_cnt = start_addr[21:0];
|
word_cnt = 24; // 27; // start of the frame - nibble granularity (MSbit first)
|
word_cnt = 24; // 27; // start of the frame - nibble granularity (MSbit first)
|
crc = 32'hFFFF_FFFF; // INITIAL value
|
crc = 32'hFFFF_FFFF; // INITIAL value
|
delta_t = 0;
|
delta_t = 0;
|
// length must include 4 bytes of ZEROs, to generate CRC
|
// length must include 4 bytes of ZEROs, to generate CRC
|
// get number of nibbles from Byte length (2^1 = 2)
|
// get number of nibbles from Byte length (2^1 = 2)
|
if (plus_dribble_nibble)
|
if (plus_dribble_nibble)
|
nibble_cnt = ((len + 4) << 1) + 1'b1; // one nibble longer
|
nibble_cnt = ((len + 4) << 1) + 1'b1; // one nibble longer
|
else
|
else
|
nibble_cnt = ((len + 4) << 1);
|
nibble_cnt = ((len + 4) << 1);
|
// because of MAGIC NUMBER nibbles are swapped [3:0] -> [0:3]
|
// because of MAGIC NUMBER nibbles are swapped [3:0] -> [0:3]
|
load_reg[31:24] = eth_phy0.rx_mem[addr_cnt];
|
load_reg[31:24] = eth_phy0.rx_mem[addr_cnt];
|
addr_cnt = addr_cnt + 1;
|
addr_cnt = addr_cnt + 1;
|
load_reg[23:16] = eth_phy0.rx_mem[addr_cnt];
|
load_reg[23:16] = eth_phy0.rx_mem[addr_cnt];
|
addr_cnt = addr_cnt + 1;
|
addr_cnt = addr_cnt + 1;
|
load_reg[15: 8] = eth_phy0.rx_mem[addr_cnt];
|
load_reg[15: 8] = eth_phy0.rx_mem[addr_cnt];
|
addr_cnt = addr_cnt + 1;
|
addr_cnt = addr_cnt + 1;
|
load_reg[ 7: 0] = eth_phy0.rx_mem[addr_cnt];
|
load_reg[ 7: 0] = eth_phy0.rx_mem[addr_cnt];
|
addr_cnt = addr_cnt + 1;
|
addr_cnt = addr_cnt + 1;
|
while (nibble_cnt > 0)
|
while (nibble_cnt > 0)
|
begin
|
begin
|
// wait for delta time
|
// wait for delta time
|
delta_t = !delta_t;
|
delta_t = !delta_t;
|
// shift data in
|
// shift data in
|
|
|
if(nibble_cnt <= 8) // for additional 8 nibbles shift ZEROs in!
|
if(nibble_cnt <= 8) // for additional 8 nibbles shift ZEROs in!
|
data_in[3:0] = 4'h0;
|
data_in[3:0] = 4'h0;
|
else
|
else
|
|
|
data_in[3:0] = {load_reg[word_cnt], load_reg[word_cnt+1], load_reg[word_cnt+2], load_reg[word_cnt+3]};
|
data_in[3:0] = {load_reg[word_cnt], load_reg[word_cnt+1], load_reg[word_cnt+2], load_reg[word_cnt+3]};
|
crc_next[0] = (data_in[0] ^ crc[28]);
|
crc_next[0] = (data_in[0] ^ crc[28]);
|
crc_next[1] = (data_in[1] ^ data_in[0] ^ crc[28] ^ crc[29]);
|
crc_next[1] = (data_in[1] ^ data_in[0] ^ crc[28] ^ crc[29]);
|
crc_next[2] = (data_in[2] ^ data_in[1] ^ data_in[0] ^ crc[28] ^ crc[29] ^ crc[30]);
|
crc_next[2] = (data_in[2] ^ data_in[1] ^ data_in[0] ^ crc[28] ^ crc[29] ^ crc[30]);
|
crc_next[3] = (data_in[3] ^ data_in[2] ^ data_in[1] ^ crc[29] ^ crc[30] ^ crc[31]);
|
crc_next[3] = (data_in[3] ^ data_in[2] ^ data_in[1] ^ crc[29] ^ crc[30] ^ crc[31]);
|
crc_next[4] = (data_in[3] ^ data_in[2] ^ data_in[0] ^ crc[28] ^ crc[30] ^ crc[31]) ^ crc[0];
|
crc_next[4] = (data_in[3] ^ data_in[2] ^ data_in[0] ^ crc[28] ^ crc[30] ^ crc[31]) ^ crc[0];
|
crc_next[5] = (data_in[3] ^ data_in[1] ^ data_in[0] ^ crc[28] ^ crc[29] ^ crc[31]) ^ crc[1];
|
crc_next[5] = (data_in[3] ^ data_in[1] ^ data_in[0] ^ crc[28] ^ crc[29] ^ crc[31]) ^ crc[1];
|
crc_next[6] = (data_in[2] ^ data_in[1] ^ crc[29] ^ crc[30]) ^ crc[ 2];
|
crc_next[6] = (data_in[2] ^ data_in[1] ^ crc[29] ^ crc[30]) ^ crc[ 2];
|
crc_next[7] = (data_in[3] ^ data_in[2] ^ data_in[0] ^ crc[28] ^ crc[30] ^ crc[31]) ^ crc[3];
|
crc_next[7] = (data_in[3] ^ data_in[2] ^ data_in[0] ^ crc[28] ^ crc[30] ^ crc[31]) ^ crc[3];
|
crc_next[8] = (data_in[3] ^ data_in[1] ^ data_in[0] ^ crc[28] ^ crc[29] ^ crc[31]) ^ crc[4];
|
crc_next[8] = (data_in[3] ^ data_in[1] ^ data_in[0] ^ crc[28] ^ crc[29] ^ crc[31]) ^ crc[4];
|
crc_next[9] = (data_in[2] ^ data_in[1] ^ crc[29] ^ crc[30]) ^ crc[5];
|
crc_next[9] = (data_in[2] ^ data_in[1] ^ crc[29] ^ crc[30]) ^ crc[5];
|
crc_next[10] = (data_in[3] ^ data_in[2] ^ data_in[0] ^ crc[28] ^ crc[30] ^ crc[31]) ^ crc[6];
|
crc_next[10] = (data_in[3] ^ data_in[2] ^ data_in[0] ^ crc[28] ^ crc[30] ^ crc[31]) ^ crc[6];
|
crc_next[11] = (data_in[3] ^ data_in[1] ^ data_in[0] ^ crc[28] ^ crc[29] ^ crc[31]) ^ crc[7];
|
crc_next[11] = (data_in[3] ^ data_in[1] ^ data_in[0] ^ crc[28] ^ crc[29] ^ crc[31]) ^ crc[7];
|
crc_next[12] = (data_in[2] ^ data_in[1] ^ data_in[0] ^ crc[28] ^ crc[29] ^ crc[30]) ^ crc[8];
|
crc_next[12] = (data_in[2] ^ data_in[1] ^ data_in[0] ^ crc[28] ^ crc[29] ^ crc[30]) ^ crc[8];
|
crc_next[13] = (data_in[3] ^ data_in[2] ^ data_in[1] ^ crc[29] ^ crc[30] ^ crc[31]) ^ crc[9];
|
crc_next[13] = (data_in[3] ^ data_in[2] ^ data_in[1] ^ crc[29] ^ crc[30] ^ crc[31]) ^ crc[9];
|
crc_next[14] = (data_in[3] ^ data_in[2] ^ crc[30] ^ crc[31]) ^ crc[10];
|
crc_next[14] = (data_in[3] ^ data_in[2] ^ crc[30] ^ crc[31]) ^ crc[10];
|
crc_next[15] = (data_in[3] ^ crc[31]) ^ crc[11];
|
crc_next[15] = (data_in[3] ^ crc[31]) ^ crc[11];
|
crc_next[16] = (data_in[0] ^ crc[28]) ^ crc[12];
|
crc_next[16] = (data_in[0] ^ crc[28]) ^ crc[12];
|
crc_next[17] = (data_in[1] ^ crc[29]) ^ crc[13];
|
crc_next[17] = (data_in[1] ^ crc[29]) ^ crc[13];
|
crc_next[18] = (data_in[2] ^ crc[30]) ^ crc[14];
|
crc_next[18] = (data_in[2] ^ crc[30]) ^ crc[14];
|
crc_next[19] = (data_in[3] ^ crc[31]) ^ crc[15];
|
crc_next[19] = (data_in[3] ^ crc[31]) ^ crc[15];
|
crc_next[20] = crc[16];
|
crc_next[20] = crc[16];
|
crc_next[21] = crc[17];
|
crc_next[21] = crc[17];
|
crc_next[22] = (data_in[0] ^ crc[28]) ^ crc[18];
|
crc_next[22] = (data_in[0] ^ crc[28]) ^ crc[18];
|
crc_next[23] = (data_in[1] ^ data_in[0] ^ crc[29] ^ crc[28]) ^ crc[19];
|
crc_next[23] = (data_in[1] ^ data_in[0] ^ crc[29] ^ crc[28]) ^ crc[19];
|
crc_next[24] = (data_in[2] ^ data_in[1] ^ crc[30] ^ crc[29]) ^ crc[20];
|
crc_next[24] = (data_in[2] ^ data_in[1] ^ crc[30] ^ crc[29]) ^ crc[20];
|
crc_next[25] = (data_in[3] ^ data_in[2] ^ crc[31] ^ crc[30]) ^ crc[21];
|
crc_next[25] = (data_in[3] ^ data_in[2] ^ crc[31] ^ crc[30]) ^ crc[21];
|
crc_next[26] = (data_in[3] ^ data_in[0] ^ crc[31] ^ crc[28]) ^ crc[22];
|
crc_next[26] = (data_in[3] ^ data_in[0] ^ crc[31] ^ crc[28]) ^ crc[22];
|
crc_next[27] = (data_in[1] ^ crc[29]) ^ crc[23];
|
crc_next[27] = (data_in[1] ^ crc[29]) ^ crc[23];
|
crc_next[28] = (data_in[2] ^ crc[30]) ^ crc[24];
|
crc_next[28] = (data_in[2] ^ crc[30]) ^ crc[24];
|
crc_next[29] = (data_in[3] ^ crc[31]) ^ crc[25];
|
crc_next[29] = (data_in[3] ^ crc[31]) ^ crc[25];
|
crc_next[30] = crc[26];
|
crc_next[30] = crc[26];
|
crc_next[31] = crc[27];
|
crc_next[31] = crc[27];
|
|
|
crc = crc_next;
|
crc = crc_next;
|
crc_error = crc[31:0] != 32'hc704dd7b; // CRC not equal to magic number
|
crc_error = crc[31:0] != 32'hc704dd7b; // CRC not equal to magic number
|
case (nibble_cnt)
|
case (nibble_cnt)
|
9: crc_out = {!crc[24], !crc[25], !crc[26], !crc[27], !crc[28], !crc[29], !crc[30], !crc[31],
|
9: crc_out = {!crc[24], !crc[25], !crc[26], !crc[27], !crc[28], !crc[29], !crc[30], !crc[31],
|
!crc[16], !crc[17], !crc[18], !crc[19], !crc[20], !crc[21], !crc[22], !crc[23],
|
!crc[16], !crc[17], !crc[18], !crc[19], !crc[20], !crc[21], !crc[22], !crc[23],
|
!crc[ 8], !crc[ 9], !crc[10], !crc[11], !crc[12], !crc[13], !crc[14], !crc[15],
|
!crc[ 8], !crc[ 9], !crc[10], !crc[11], !crc[12], !crc[13], !crc[14], !crc[15],
|
!crc[ 0], !crc[ 1], !crc[ 2], !crc[ 3], !crc[ 4], !crc[ 5], !crc[ 6], !crc[ 7]};
|
!crc[ 0], !crc[ 1], !crc[ 2], !crc[ 3], !crc[ 4], !crc[ 5], !crc[ 6], !crc[ 7]};
|
default: crc_out = crc_out;
|
default: crc_out = crc_out;
|
endcase
|
endcase
|
// wait for delta time
|
// wait for delta time
|
delta_t = !delta_t;
|
delta_t = !delta_t;
|
// increment address and load new data
|
// increment address and load new data
|
if ((word_cnt+3) == 7)//4)
|
if ((word_cnt+3) == 7)//4)
|
begin
|
begin
|
// because of MAGIC NUMBER nibbles are swapped [3:0] -> [0:3]
|
// because of MAGIC NUMBER nibbles are swapped [3:0] -> [0:3]
|
load_reg[31:24] = eth_phy0.rx_mem[addr_cnt];
|
load_reg[31:24] = eth_phy0.rx_mem[addr_cnt];
|
addr_cnt = addr_cnt + 1;
|
addr_cnt = addr_cnt + 1;
|
load_reg[23:16] = eth_phy0.rx_mem[addr_cnt];
|
load_reg[23:16] = eth_phy0.rx_mem[addr_cnt];
|
addr_cnt = addr_cnt + 1;
|
addr_cnt = addr_cnt + 1;
|
load_reg[15: 8] = eth_phy0.rx_mem[addr_cnt];
|
load_reg[15: 8] = eth_phy0.rx_mem[addr_cnt];
|
addr_cnt = addr_cnt + 1;
|
addr_cnt = addr_cnt + 1;
|
load_reg[ 7: 0] = eth_phy0.rx_mem[addr_cnt];
|
load_reg[ 7: 0] = eth_phy0.rx_mem[addr_cnt];
|
addr_cnt = addr_cnt + 1;
|
addr_cnt = addr_cnt + 1;
|
end
|
end
|
// set new load bit position
|
// set new load bit position
|
if((word_cnt+3) == 31)
|
if((word_cnt+3) == 31)
|
word_cnt = 16;
|
word_cnt = 16;
|
else if ((word_cnt+3) == 23)
|
else if ((word_cnt+3) == 23)
|
word_cnt = 8;
|
word_cnt = 8;
|
else if ((word_cnt+3) == 15)
|
else if ((word_cnt+3) == 15)
|
word_cnt = 0;
|
word_cnt = 0;
|
else if ((word_cnt+3) == 7)
|
else if ((word_cnt+3) == 7)
|
word_cnt = 24;
|
word_cnt = 24;
|
else
|
else
|
word_cnt = word_cnt + 4;// - 4;
|
word_cnt = word_cnt + 4;// - 4;
|
// decrement nibble counter
|
// decrement nibble counter
|
nibble_cnt = nibble_cnt - 1;
|
nibble_cnt = nibble_cnt - 1;
|
// wait for delta time
|
// wait for delta time
|
delta_t = !delta_t;
|
delta_t = !delta_t;
|
end // while
|
end // while
|
#1;
|
#1;
|
end
|
end
|
endtask // paralel_crc_phy_rx
|
endtask // paralel_crc_phy_rx
|
|
|
|
|
|
|
|
|
