//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//// ////
|
//// ////
|
//// orpsoc-defines ////
|
//// orpsoc-defines ////
|
//// ////
|
//// ////
|
//// Top level ORPSoC defines file ////
|
//// Top level ORPSoC defines file ////
|
//// ////
|
//// ////
|
//// Included in toplevel and testbench ////
|
//// Included in toplevel and testbench ////
|
//// ////
|
//// ////
|
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//// ////
|
//// ////
|
//// Copyright (C) 2009, 2010 Authors and OPENCORES.ORG ////
|
//// Copyright (C) 2009, 2010 Authors and OPENCORES.ORG ////
|
//// ////
|
//// ////
|
//// This source file may be used and distributed without ////
|
//// This source file may be used and distributed without ////
|
//// restriction provided that this copyright statement is not ////
|
//// restriction provided that this copyright statement is not ////
|
//// removed from the file and that any derivative work contains ////
|
//// removed from the file and that any derivative work contains ////
|
//// the original copyright notice and the associated disclaimer. ////
|
//// the original copyright notice and the associated disclaimer. ////
|
//// ////
|
//// ////
|
//// This source file is free software; you can redistribute it ////
|
//// This source file is free software; you can redistribute it ////
|
//// and/or modify it under the terms of the GNU Lesser General ////
|
//// and/or modify it under the terms of the GNU Lesser General ////
|
//// Public License as published by the Free Software Foundation; ////
|
//// Public License as published by the Free Software Foundation; ////
|
//// either version 2.1 of the License, or (at your option) any ////
|
//// either version 2.1 of the License, or (at your option) any ////
|
//// later version. ////
|
//// later version. ////
|
//// ////
|
//// ////
|
//// This source is distributed in the hope that it will be ////
|
//// This source is distributed in the hope that it will be ////
|
//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
|
//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
|
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////
|
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////
|
//// PURPOSE. See the GNU Lesser General Public License for more ////
|
//// PURPOSE. See the GNU Lesser General Public License for more ////
|
//// details. ////
|
//// details. ////
|
//// ////
|
//// ////
|
//// You should have received a copy of the GNU Lesser General ////
|
//// You should have received a copy of the GNU Lesser General ////
|
//// Public License along with this source; if not, download it ////
|
//// Public License along with this source; if not, download it ////
|
//// from http://www.opencores.org/lgpl.shtml ////
|
//// from http://www.opencores.org/lgpl.shtml ////
|
//// ////
|
//// ////
|
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
|
|
// Define board clock - main system clock period
|
// Define board clock - main system clock period
|
// 20ns period = 50MHz freq.
|
// 20ns period = 50MHz freq.
|
`define BOARD_CLOCK_PERIOD 20
|
`define BOARD_CLOCK_PERIOD 20
|
|
|
// Included modules: define to include
|
// Included modules: define to include
|
`define JTAG_DEBUG
|
`define JTAG_DEBUG
|
`define UART0
|
`define UART0
|
`define RAM_WB
|
`define RAM_WB
|
|
`define INTGEN
|
|
|
// end of included module defines - keep this comment line here
|
// end of included module defines - keep this comment line here
|
|
|
//
|
//
|
// Arbiter defines
|
// Arbiter defines
|
//
|
//
|
|
|
// Uncomment to register things through arbiter (hopefully quicker design)
|
// Uncomment to register things through arbiter (hopefully quicker design)
|
// Instruction bus arbiter
|
// Instruction bus arbiter
|
//`define ARBITER_IBUS_REGISTERING
|
//`define ARBITER_IBUS_REGISTERING
|
`define ARBITER_IBUS_WATCHDOG
|
`define ARBITER_IBUS_WATCHDOG
|
// Watchdog timeout: 2^(ARBITER_IBUS_WATCHDOG_TIMER_WIDTH+1) cycles
|
// Watchdog timeout: 2^(ARBITER_IBUS_WATCHDOG_TIMER_WIDTH+1) cycles
|
`define ARBITER_IBUS_WATCHDOG_TIMER_WIDTH 12
|
`define ARBITER_IBUS_WATCHDOG_TIMER_WIDTH 12
|
|
|
// Data bus arbiter
|
// Data bus arbiter
|
|
|
//`define ARBITER_DBUS_REGISTERING
|
//`define ARBITER_DBUS_REGISTERING
|
`define ARBITER_DBUS_WATCHDOG
|
`define ARBITER_DBUS_WATCHDOG
|
// Watchdog timeout: 2^(ARBITER_DBUS_WATCHDOG_TIMER_WIDTH+1) cycles
|
// Watchdog timeout: 2^(ARBITER_DBUS_WATCHDOG_TIMER_WIDTH+1) cycles
|
`define ARBITER_DBUS_WATCHDOG_TIMER_WIDTH 12
|
`define ARBITER_DBUS_WATCHDOG_TIMER_WIDTH 12
|
|
|
// Byte bus (peripheral bus) arbiter
|
// Byte bus (peripheral bus) arbiter
|
// Don't really need the watchdog here - the databus will pick it up
|
// Don't really need the watchdog here - the databus will pick it up
|
//`define ARBITER_BYTEBUS_WATCHDOG
|
//`define ARBITER_BYTEBUS_WATCHDOG
|
// Watchdog timeout: 2^(ARBITER_BYTEBUS_WATCHDOG_TIMER_WIDTH+1) cycles
|
// Watchdog timeout: 2^(ARBITER_BYTEBUS_WATCHDOG_TIMER_WIDTH+1) cycles
|
`define ARBITER_BYTEBUS_WATCHDOG_TIMER_WIDTH 9
|
`define ARBITER_BYTEBUS_WATCHDOG_TIMER_WIDTH 9
|
|
|
|
|