URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Go to most recent revision |
Only display areas with differences |
Details |
Blame |
View Log
Rev 393 |
Rev 403 |
#ifndef _BOARD_H_
|
#ifndef _BOARD_H_
|
#define _BOARD_H_
|
#define _BOARD_H_
|
|
|
#define IN_CLK 50000000 // Hz
|
#define IN_CLK 50000000 // Hz
|
|
|
|
|
//
|
//
|
// Defines for each core (memory map base, OR1200 interrupt line number, etc.)
|
// Defines for each core (memory map base, OR1200 interrupt line number, etc.)
|
//
|
//
|
#define RAM_BASE 0x00000000
|
#define RAM_BASE 0x00000000
|
|
|
#define UART0_BASE 0x90000000
|
#define UART0_BASE 0x90000000
|
#define UART0_IRQ 2
|
#define UART0_IRQ 2
|
#define UART0_BAUD_RATE 115200
|
#define UART0_BAUD_RATE 115200
|
|
|
#define SPI0_BASE 0xb0000000
|
#define SPI0_BASE 0xb0000000
|
|
|
//
|
//
|
// OR1200 tick timer period define
|
// OR1200 tick timer period define
|
//
|
//
|
#define TICKS_PER_SEC 100
|
#define TICKS_PER_SEC 100
|
|
|
#endif
|
#endif
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.