OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [doc/] [html/] [ref/] [ocelot.html] - Diff between revs 28 and 174

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 28 Rev 174
<!-- Copyright (C) 2003 Red Hat, Inc.                                -->
<!-- Copyright (C) 2003 Red Hat, Inc.                                -->
<!-- This material may be distributed only subject to the terms      -->
<!-- This material may be distributed only subject to the terms      -->
<!-- and conditions set forth in the Open Publication License, v1.0  -->
<!-- and conditions set forth in the Open Publication License, v1.0  -->
<!-- or later (the latest version is presently available at          -->
<!-- or later (the latest version is presently available at          -->
<!-- http://www.opencontent.org/openpub/).                           -->
<!-- http://www.opencontent.org/openpub/).                           -->
<!-- Distribution of the work or derivative of the work in any       -->
<!-- Distribution of the work or derivative of the work in any       -->
<!-- standard (paper) book form is prohibited unless prior           -->
<!-- standard (paper) book form is prohibited unless prior           -->
<!-- permission is obtained from the copyright holder.               -->
<!-- permission is obtained from the copyright holder.               -->
<HTML
<HTML
><HEAD
><HEAD
><TITLE
><TITLE
>MIPS/RM7000 PMC-Sierra Ocelot</TITLE
>MIPS/RM7000 PMC-Sierra Ocelot</TITLE
><meta name="MSSmartTagsPreventParsing" content="TRUE">
><meta name="MSSmartTagsPreventParsing" content="TRUE">
<META
<META
NAME="GENERATOR"
NAME="GENERATOR"
CONTENT="Modular DocBook HTML Stylesheet Version 1.76b+
CONTENT="Modular DocBook HTML Stylesheet Version 1.76b+
"><LINK
"><LINK
REL="HOME"
REL="HOME"
TITLE="eCos Reference Manual"
TITLE="eCos Reference Manual"
HREF="ecos-ref.html"><LINK
HREF="ecos-ref.html"><LINK
REL="UP"
REL="UP"
TITLE="Installation and Testing"
TITLE="Installation and Testing"
HREF="installation-and-testing.html"><LINK
HREF="installation-and-testing.html"><LINK
REL="PREVIOUS"
REL="PREVIOUS"
TITLE="MIPS/MIPS32(CoreLV 4Kc)+MIPS64(CoreLV 5Kc) Malta Board "
TITLE="MIPS/MIPS32(CoreLV 4Kc)+MIPS64(CoreLV 5Kc) Malta Board "
HREF="malta.html"><LINK
HREF="malta.html"><LINK
REL="NEXT"
REL="NEXT"
TITLE="MIPS/VR4375 NEC DDB-VRC4375"
TITLE="MIPS/VR4375 NEC DDB-VRC4375"
HREF="vrc4375.html"></HEAD
HREF="vrc4375.html"></HEAD
><BODY
><BODY
CLASS="SECT1"
CLASS="SECT1"
BGCOLOR="#FFFFFF"
BGCOLOR="#FFFFFF"
TEXT="#000000"
TEXT="#000000"
LINK="#0000FF"
LINK="#0000FF"
VLINK="#840084"
VLINK="#840084"
ALINK="#0000FF"
ALINK="#0000FF"
><DIV
><DIV
CLASS="NAVHEADER"
CLASS="NAVHEADER"
><TABLE
><TABLE
SUMMARY="Header navigation table"
SUMMARY="Header navigation table"
WIDTH="100%"
WIDTH="100%"
BORDER="0"
BORDER="0"
CELLPADDING="0"
CELLPADDING="0"
CELLSPACING="0"
CELLSPACING="0"
><TR
><TR
><TH
><TH
COLSPAN="3"
COLSPAN="3"
ALIGN="center"
ALIGN="center"
>eCos Reference Manual</TH
>eCos Reference Manual</TH
></TR
></TR
><TR
><TR
><TD
><TD
WIDTH="10%"
WIDTH="10%"
ALIGN="left"
ALIGN="left"
VALIGN="bottom"
VALIGN="bottom"
><A
><A
HREF="malta.html"
HREF="malta.html"
ACCESSKEY="P"
ACCESSKEY="P"
>Prev</A
>Prev</A
></TD
></TD
><TD
><TD
WIDTH="80%"
WIDTH="80%"
ALIGN="center"
ALIGN="center"
VALIGN="bottom"
VALIGN="bottom"
>Chapter 5. Installation and Testing</TD
>Chapter 5. Installation and Testing</TD
><TD
><TD
WIDTH="10%"
WIDTH="10%"
ALIGN="right"
ALIGN="right"
VALIGN="bottom"
VALIGN="bottom"
><A
><A
HREF="vrc4375.html"
HREF="vrc4375.html"
ACCESSKEY="N"
ACCESSKEY="N"
>Next</A
>Next</A
></TD
></TD
></TR
></TR
></TABLE
></TABLE
><HR
><HR
ALIGN="LEFT"
ALIGN="LEFT"
WIDTH="100%"></DIV
WIDTH="100%"></DIV
><DIV
><DIV
CLASS="SECT1"
CLASS="SECT1"
><H1
><H1
CLASS="SECT1"
CLASS="SECT1"
><A
><A
NAME="OCELOT">MIPS/RM7000 PMC-Sierra Ocelot</H1
NAME="OCELOT">MIPS/RM7000 PMC-Sierra Ocelot</H1
><DIV
><DIV
CLASS="SECT2"
CLASS="SECT2"
><H2
><H2
CLASS="SECT2"
CLASS="SECT2"
><A
><A
NAME="AEN6944">Overview</H2
NAME="AEN6944">Overview</H2
><P
><P
>RedBoot
>RedBoot
uses the front facing serial port. The default serial port settings are 38400,8,N,1.
uses the front facing serial port. The default serial port settings are 38400,8,N,1.
RedBoot also supports ethernet. Management of onboard flash is also supported.</P
RedBoot also supports ethernet. Management of onboard flash is also supported.</P
><P
><P
>The following RedBoot configurations are supported:
>The following RedBoot configurations are supported:
 
 
      <DIV
      <DIV
CLASS="INFORMALTABLE"
CLASS="INFORMALTABLE"
><A
><A
NAME="AEN6954"><P
NAME="AEN6954"><P
></P
></P
><TABLE
><TABLE
BORDER="1"
BORDER="1"
CLASS="CALSTABLE"
CLASS="CALSTABLE"
><THEAD
><THEAD
><TR
><TR
><TH
><TH
ALIGN="LEFT"
ALIGN="LEFT"
VALIGN="TOP"
VALIGN="TOP"
>Configuration</TH
>Configuration</TH
><TH
><TH
ALIGN="LEFT"
ALIGN="LEFT"
VALIGN="TOP"
VALIGN="TOP"
>Mode</TH
>Mode</TH
><TH
><TH
ALIGN="LEFT"
ALIGN="LEFT"
VALIGN="TOP"
VALIGN="TOP"
>Description</TH
>Description</TH
><TH
><TH
ALIGN="LEFT"
ALIGN="LEFT"
VALIGN="TOP"
VALIGN="TOP"
>File</TH
>File</TH
></TR
></TR
></THEAD
></THEAD
><TBODY
><TBODY
><TR
><TR
><TD
><TD
ALIGN="LEFT"
ALIGN="LEFT"
VALIGN="TOP"
VALIGN="TOP"
>ROM</TD
>ROM</TD
><TD
><TD
ALIGN="LEFT"
ALIGN="LEFT"
VALIGN="TOP"
VALIGN="TOP"
>[ROM]</TD
>[ROM]</TD
><TD
><TD
ALIGN="LEFT"
ALIGN="LEFT"
VALIGN="TOP"
VALIGN="TOP"
>RedBoot running from the board's flash boot
>RedBoot running from the board's flash boot
              sector.</TD
              sector.</TD
><TD
><TD
ALIGN="LEFT"
ALIGN="LEFT"
VALIGN="TOP"
VALIGN="TOP"
>redboot_ROM.ecm</TD
>redboot_ROM.ecm</TD
></TR
></TR
><TR
><TR
><TD
><TD
ALIGN="LEFT"
ALIGN="LEFT"
VALIGN="TOP"
VALIGN="TOP"
>RAM</TD
>RAM</TD
><TD
><TD
ALIGN="LEFT"
ALIGN="LEFT"
VALIGN="TOP"
VALIGN="TOP"
>[RAM]</TD
>[RAM]</TD
><TD
><TD
ALIGN="LEFT"
ALIGN="LEFT"
VALIGN="TOP"
VALIGN="TOP"
>RedBoot running from RAM with RedBoot in the
>RedBoot running from RAM with RedBoot in the
              flash boot sector.</TD
              flash boot sector.</TD
><TD
><TD
ALIGN="LEFT"
ALIGN="LEFT"
VALIGN="TOP"
VALIGN="TOP"
>redboot_RAM.ecm</TD
>redboot_RAM.ecm</TD
></TR
></TR
></TBODY
></TBODY
></TABLE
></TABLE
><P
><P
></P
></P
></DIV
></DIV
></P
></P
></DIV
></DIV
><DIV
><DIV
CLASS="SECT2"
CLASS="SECT2"
><H2
><H2
CLASS="SECT2"
CLASS="SECT2"
><A
><A
NAME="AEN6973">Additional commands</H2
NAME="AEN6973">Additional commands</H2
><P
><P
>The <B
>The <B
CLASS="COMMAND"
CLASS="COMMAND"
>exec</B
>exec</B
> command which allows the
> command which allows the
loading and execution of Linux kernels, is supported for this architecture
loading and execution of Linux kernels, is supported for this architecture
 (see <A
 (see <A
HREF="executing-programs.html"
HREF="executing-programs.html"
>the Section called <I
>the Section called <I
>Executing Programs from RedBoot</I
>Executing Programs from RedBoot</I
> in Chapter 2</A
> in Chapter 2</A
>). The
>). The
<B
<B
CLASS="COMMAND"
CLASS="COMMAND"
>exec</B
>exec</B
> parameters used for MIPS boards are:</P
> parameters used for MIPS boards are:</P
><P
><P
></P
></P
><DIV
><DIV
CLASS="VARIABLELIST"
CLASS="VARIABLELIST"
><DL
><DL
><DT
><DT
>-b <TT
>-b <TT
CLASS="REPLACEABLE"
CLASS="REPLACEABLE"
><I
><I
>&lt;addr&#62;</I
>&lt;addr&#62;</I
></TT
></TT
></DT
></DT
><DD
><DD
><P
><P
>Location to store command line and environment passed to kernel</P
>Location to store command line and environment passed to kernel</P
></DD
></DD
><DT
><DT
>-w <TT
>-w <TT
CLASS="REPLACEABLE"
CLASS="REPLACEABLE"
><I
><I
>&lt;time&#62;</I
>&lt;time&#62;</I
></TT
></TT
></DT
></DT
><DD
><DD
><P
><P
>Wait time in seconds before starting kernel</P
>Wait time in seconds before starting kernel</P
></DD
></DD
><DT
><DT
>-c <TT
>-c <TT
CLASS="REPLACEABLE"
CLASS="REPLACEABLE"
><I
><I
>"params"</I
>"params"</I
></TT
></TT
></DT
></DT
><DD
><DD
><P
><P
>Parameters passed to kernel</P
>Parameters passed to kernel</P
></DD
></DD
><DT
><DT
><TT
><TT
CLASS="REPLACEABLE"
CLASS="REPLACEABLE"
><I
><I
>&lt;addr&#62;</I
>&lt;addr&#62;</I
></TT
></TT
></DT
></DT
><DD
><DD
><P
><P
>Kernel entry point, defaulting to the entry point of the last image
>Kernel entry point, defaulting to the entry point of the last image
loaded</P
loaded</P
></DD
></DD
></DL
></DL
></DIV
></DIV
><P
><P
>Linux kernels on MIPS platforms expect the entry point to be called with arguments
>Linux kernels on MIPS platforms expect the entry point to be called with arguments
in the registers equivalent to a C call with prototype:
in the registers equivalent to a C call with prototype:
<TABLE
<TABLE
BORDER="5"
BORDER="5"
BGCOLOR="#E0E0F0"
BGCOLOR="#E0E0F0"
WIDTH="70%"
WIDTH="70%"
><TR
><TR
><TD
><TD
><PRE
><PRE
CLASS="PROGRAMLISTING"
CLASS="PROGRAMLISTING"
>void Linux(int argc, char **argv, char **envp);</PRE
>void Linux(int argc, char **argv, char **envp);</PRE
></TD
></TD
></TR
></TR
></TABLE
></TABLE
></P
></P
><P
><P
>RedBoot will place the appropriate data at the offset specified by the
>RedBoot will place the appropriate data at the offset specified by the
<TT
<TT
CLASS="PARAMETER"
CLASS="PARAMETER"
><I
><I
>-b</I
>-b</I
></TT
></TT
> parameter, or by default at address 0x80080000, and will set the
> parameter, or by default at address 0x80080000, and will set the
arguments accordingly when calling into the kernel.</P
arguments accordingly when calling into the kernel.</P
><P
><P
>The default entry point, if no image with explicit entry point has been loaded and
>The default entry point, if no image with explicit entry point has been loaded and
none is specified, is 0x80000750.</P
none is specified, is 0x80000750.</P
></DIV
></DIV
><DIV
><DIV
CLASS="SECT2"
CLASS="SECT2"
><H2
><H2
CLASS="SECT2"
CLASS="SECT2"
><A
><A
NAME="AEN7005">Memory Maps</H2
NAME="AEN7005">Memory Maps</H2
><P
><P
>RedBoot sets up the following memory map on the Ocelot board. </P
>RedBoot sets up the following memory map on the Ocelot board. </P
><P
><P
>Note that these addresses are accessed through kseg0/1 and thus translate
>Note that these addresses are accessed through kseg0/1 and thus translate
to the actual address range 0x80000000-0xbfffffff, depending on the need for
to the actual address range 0x80000000-0xbfffffff, depending on the need for
caching/non-caching access to the bus.<DIV
caching/non-caching access to the bus.<DIV
CLASS="NOTE"
CLASS="NOTE"
><BLOCKQUOTE
><BLOCKQUOTE
CLASS="NOTE"
CLASS="NOTE"
><P
><P
><B
><B
>NOTE: </B
>NOTE: </B
>The virtual memory maps in this section use a C and B column to indicate
>The virtual memory maps in this section use a C and B column to indicate
whether or not the region is cached (C) or buffered (B).</P
whether or not the region is cached (C) or buffered (B).</P
></BLOCKQUOTE
></BLOCKQUOTE
></DIV
></DIV
><TABLE
><TABLE
BORDER="5"
BORDER="5"
BGCOLOR="#E0E0F0"
BGCOLOR="#E0E0F0"
WIDTH="70%"
WIDTH="70%"
><TR
><TR
><TD
><TD
><PRE
><PRE
CLASS="PROGRAMLISTING"
CLASS="PROGRAMLISTING"
>Physical Address Range Description
>Physical Address Range Description
----------------------- -----------
----------------------- -----------
0x00000000 - 0x0fffffff SDRAM
0x00000000 - 0x0fffffff SDRAM
0x10000000 - 0x10ffffff PCI I/O space
0x10000000 - 0x10ffffff PCI I/O space
0x12000000 - 0x13ffffff PCI Memory space
0x12000000 - 0x13ffffff PCI Memory space
0x14000000 - 0x1400ffff Galileo system controller
0x14000000 - 0x1400ffff Galileo system controller
0x1c000000 - 0x1c0000ff PLD (board logic)
0x1c000000 - 0x1c0000ff PLD (board logic)
0x1fc00000 - 0x1fc7ffff flash</PRE
0x1fc00000 - 0x1fc7ffff flash</PRE
></TD
></TD
></TR
></TR
></TABLE
></TABLE
></P
></P
></DIV
></DIV
><DIV
><DIV
CLASS="SECT2"
CLASS="SECT2"
><H2
><H2
CLASS="SECT2"
CLASS="SECT2"
><A
><A
NAME="AEN7013">Rebuilding RedBoot</H2
NAME="AEN7013">Rebuilding RedBoot</H2
><P
><P
>These shell variables provide the platform-specific information
>These shell variables provide the platform-specific information
needed for building RedBoot according to the procedure described in
needed for building RedBoot according to the procedure described in
<A
<A
HREF="rebuilding-redboot.html"
HREF="rebuilding-redboot.html"
>Chapter 3</A
>Chapter 3</A
>:
>:
<TABLE
<TABLE
BORDER="5"
BORDER="5"
BGCOLOR="#E0E0F0"
BGCOLOR="#E0E0F0"
WIDTH="70%"
WIDTH="70%"
><TR
><TR
><TD
><TD
><PRE
><PRE
CLASS="PROGRAMLISTING"
CLASS="PROGRAMLISTING"
>export TARGET=ocelot
>export TARGET=ocelot
export ARCH_DIR=mips
export ARCH_DIR=mips
export PLATFORM_DIR=rm7000/ocelot</PRE
export PLATFORM_DIR=rm7000/ocelot</PRE
></TD
></TD
></TR
></TR
></TABLE
></TABLE
></P
></P
><P
><P
>The names of configuration files are listed above with the
>The names of configuration files are listed above with the
description of the associated modes.</P
description of the associated modes.</P
></DIV
></DIV
></DIV
></DIV
><DIV
><DIV
CLASS="NAVFOOTER"
CLASS="NAVFOOTER"
><HR
><HR
ALIGN="LEFT"
ALIGN="LEFT"
WIDTH="100%"><TABLE
WIDTH="100%"><TABLE
SUMMARY="Footer navigation table"
SUMMARY="Footer navigation table"
WIDTH="100%"
WIDTH="100%"
BORDER="0"
BORDER="0"
CELLPADDING="0"
CELLPADDING="0"
CELLSPACING="0"
CELLSPACING="0"
><TR
><TR
><TD
><TD
WIDTH="33%"
WIDTH="33%"
ALIGN="left"
ALIGN="left"
VALIGN="top"
VALIGN="top"
><A
><A
HREF="malta.html"
HREF="malta.html"
ACCESSKEY="P"
ACCESSKEY="P"
>Prev</A
>Prev</A
></TD
></TD
><TD
><TD
WIDTH="34%"
WIDTH="34%"
ALIGN="center"
ALIGN="center"
VALIGN="top"
VALIGN="top"
><A
><A
HREF="ecos-ref.html"
HREF="ecos-ref.html"
ACCESSKEY="H"
ACCESSKEY="H"
>Home</A
>Home</A
></TD
></TD
><TD
><TD
WIDTH="33%"
WIDTH="33%"
ALIGN="right"
ALIGN="right"
VALIGN="top"
VALIGN="top"
><A
><A
HREF="vrc4375.html"
HREF="vrc4375.html"
ACCESSKEY="N"
ACCESSKEY="N"
>Next</A
>Next</A
></TD
></TD
></TR
></TR
><TR
><TR
><TD
><TD
WIDTH="33%"
WIDTH="33%"
ALIGN="left"
ALIGN="left"
VALIGN="top"
VALIGN="top"
>MIPS/MIPS32(CoreLV 4Kc)+MIPS64(CoreLV 5Kc) Malta Board</TD
>MIPS/MIPS32(CoreLV 4Kc)+MIPS64(CoreLV 5Kc) Malta Board</TD
><TD
><TD
WIDTH="34%"
WIDTH="34%"
ALIGN="center"
ALIGN="center"
VALIGN="top"
VALIGN="top"
><A
><A
HREF="installation-and-testing.html"
HREF="installation-and-testing.html"
ACCESSKEY="U"
ACCESSKEY="U"
>Up</A
>Up</A
></TD
></TD
><TD
><TD
WIDTH="33%"
WIDTH="33%"
ALIGN="right"
ALIGN="right"
VALIGN="top"
VALIGN="top"
>MIPS/VR4375 NEC DDB-VRC4375</TD
>MIPS/VR4375 NEC DDB-VRC4375</TD
></TR
></TR
></TABLE
></TABLE
></DIV
></DIV
></BODY
></BODY
></HTML
></HTML
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.