<!-- Copyright (C) 2003 Red Hat, Inc. -->
|
<!-- Copyright (C) 2003 Red Hat, Inc. -->
|
<!-- This material may be distributed only subject to the terms -->
|
<!-- This material may be distributed only subject to the terms -->
|
<!-- and conditions set forth in the Open Publication License, v1.0 -->
|
<!-- and conditions set forth in the Open Publication License, v1.0 -->
|
<!-- or later (the latest version is presently available at -->
|
<!-- or later (the latest version is presently available at -->
|
<!-- http://www.opencontent.org/openpub/). -->
|
<!-- http://www.opencontent.org/openpub/). -->
|
<!-- Distribution of the work or derivative of the work in any -->
|
<!-- Distribution of the work or derivative of the work in any -->
|
<!-- standard (paper) book form is prohibited unless prior -->
|
<!-- standard (paper) book form is prohibited unless prior -->
|
<!-- permission is obtained from the copyright holder. -->
|
<!-- permission is obtained from the copyright holder. -->
|
<HTML
|
<HTML
|
><HEAD
|
><HEAD
|
><TITLE
|
><TITLE
|
>Board: Intel StrongARM EBSA-285 Evaluation Board</TITLE
|
>Board: Intel StrongARM EBSA-285 Evaluation Board</TITLE
|
><meta name="MSSmartTagsPreventParsing" content="TRUE">
|
><meta name="MSSmartTagsPreventParsing" content="TRUE">
|
<META
|
<META
|
NAME="GENERATOR"
|
NAME="GENERATOR"
|
CONTENT="Modular DocBook HTML Stylesheet Version 1.76b+
|
CONTENT="Modular DocBook HTML Stylesheet Version 1.76b+
|
"><LINK
|
"><LINK
|
REL="HOME"
|
REL="HOME"
|
TITLE="eCos User Guide"
|
TITLE="eCos User Guide"
|
HREF="ecos-user-guide.html"><LINK
|
HREF="ecos-user-guide.html"><LINK
|
REL="UP"
|
REL="UP"
|
TITLE="Real-time characterization"
|
TITLE="Real-time characterization"
|
HREF="real-time-characterization.html"><LINK
|
HREF="real-time-characterization.html"><LINK
|
REL="PREVIOUS"
|
REL="PREVIOUS"
|
TITLE="Board: Atmel AT91/EB40"
|
TITLE="Board: Atmel AT91/EB40"
|
HREF="rt-at91-eb40.html"><LINK
|
HREF="rt-at91-eb40.html"><LINK
|
REL="NEXT"
|
REL="NEXT"
|
TITLE="Board: Cirrus Logic EDB7111-2 Development Board"
|
TITLE="Board: Cirrus Logic EDB7111-2 Development Board"
|
HREF="rt-arm-ep7211.html"></HEAD
|
HREF="rt-arm-ep7211.html"></HEAD
|
><BODY
|
><BODY
|
CLASS="SECT1"
|
CLASS="SECT1"
|
BGCOLOR="#FFFFFF"
|
BGCOLOR="#FFFFFF"
|
TEXT="#000000"
|
TEXT="#000000"
|
LINK="#0000FF"
|
LINK="#0000FF"
|
VLINK="#840084"
|
VLINK="#840084"
|
ALINK="#0000FF"
|
ALINK="#0000FF"
|
><DIV
|
><DIV
|
CLASS="NAVHEADER"
|
CLASS="NAVHEADER"
|
><TABLE
|
><TABLE
|
SUMMARY="Header navigation table"
|
SUMMARY="Header navigation table"
|
WIDTH="100%"
|
WIDTH="100%"
|
BORDER="0"
|
BORDER="0"
|
CELLPADDING="0"
|
CELLPADDING="0"
|
CELLSPACING="0"
|
CELLSPACING="0"
|
><TR
|
><TR
|
><TH
|
><TH
|
COLSPAN="3"
|
COLSPAN="3"
|
ALIGN="center"
|
ALIGN="center"
|
>eCos User Guide</TH
|
>eCos User Guide</TH
|
></TR
|
></TR
|
><TR
|
><TR
|
><TD
|
><TD
|
WIDTH="10%"
|
WIDTH="10%"
|
ALIGN="left"
|
ALIGN="left"
|
VALIGN="bottom"
|
VALIGN="bottom"
|
><A
|
><A
|
HREF="rt-at91-eb40.html"
|
HREF="rt-at91-eb40.html"
|
ACCESSKEY="P"
|
ACCESSKEY="P"
|
>Prev</A
|
>Prev</A
|
></TD
|
></TD
|
><TD
|
><TD
|
WIDTH="80%"
|
WIDTH="80%"
|
ALIGN="center"
|
ALIGN="center"
|
VALIGN="bottom"
|
VALIGN="bottom"
|
>Appendix B. Real-time characterization</TD
|
>Appendix B. Real-time characterization</TD
|
><TD
|
><TD
|
WIDTH="10%"
|
WIDTH="10%"
|
ALIGN="right"
|
ALIGN="right"
|
VALIGN="bottom"
|
VALIGN="bottom"
|
><A
|
><A
|
HREF="rt-arm-ep7211.html"
|
HREF="rt-arm-ep7211.html"
|
ACCESSKEY="N"
|
ACCESSKEY="N"
|
>Next</A
|
>Next</A
|
></TD
|
></TD
|
></TR
|
></TR
|
></TABLE
|
></TABLE
|
><HR
|
><HR
|
ALIGN="LEFT"
|
ALIGN="LEFT"
|
WIDTH="100%"></DIV
|
WIDTH="100%"></DIV
|
><DIV
|
><DIV
|
CLASS="SECT1"
|
CLASS="SECT1"
|
><H1
|
><H1
|
CLASS="SECT1"
|
CLASS="SECT1"
|
><A
|
><A
|
NAME="RT-ARM-EBSA285">Board: Intel StrongARM EBSA-285 Evaluation Board</H1
|
NAME="RT-ARM-EBSA285">Board: Intel StrongARM EBSA-285 Evaluation Board</H1
|
><TABLE
|
><TABLE
|
BORDER="5"
|
BORDER="5"
|
BGCOLOR="#E0E0F0"
|
BGCOLOR="#E0E0F0"
|
WIDTH="70%"
|
WIDTH="70%"
|
><TR
|
><TR
|
><TD
|
><TD
|
><PRE
|
><PRE
|
CLASS="LITERALLAYOUT"
|
CLASS="LITERALLAYOUT"
|
>Board: Intel StrongARM EBSA-285 Evaluation Board
|
>Board: Intel StrongARM EBSA-285 Evaluation Board
|
|
|
CPU : Intel StrongARM SA-110 228MHz
|
CPU : Intel StrongARM SA-110 228MHz
|
|
|
|
|
Startup, main stack : stack used 404 size 2400
|
Startup, main stack : stack used 404 size 2400
|
Startup : Interrupt stack used 136 size 4096
|
Startup : Interrupt stack used 136 size 4096
|
Startup : Idlethread stack used 80 size 2048
|
Startup : Idlethread stack used 80 size 2048
|
|
|
eCos Kernel Timings
|
eCos Kernel Timings
|
Notes: all times are in microseconds (.000001) unless otherwise stated
|
Notes: all times are in microseconds (.000001) unless otherwise stated
|
|
|
Reading the hardware clock takes 1 'ticks' overhead
|
Reading the hardware clock takes 1 'ticks' overhead
|
... this value will be factored out of all other measurements
|
... this value will be factored out of all other measurements
|
Clock interrupt took 4.61 microseconds (16 raw clock ticks)
|
Clock interrupt took 4.61 microseconds (16 raw clock ticks)
|
|
|
Testing parameters:
|
Testing parameters:
|
Clock samples: 32
|
Clock samples: 32
|
Threads: 64
|
Threads: 64
|
Thread switches: 128
|
Thread switches: 128
|
Mutexes: 32
|
Mutexes: 32
|
Mailboxes: 32
|
Mailboxes: 32
|
Semaphores: 32
|
Semaphores: 32
|
Scheduler operations: 128
|
Scheduler operations: 128
|
Counters: 32
|
Counters: 32
|
Alarms: 32
|
Alarms: 32
|
|
|
|
|
Confidence
|
Confidence
|
Ave Min Max Var Ave Min Function
|
Ave Min Max Var Ave Min Function
|
====== ====== ====== ====== ========== ========
|
====== ====== ====== ====== ========== ========
|
4.97 3.26 7.34 0.60 50% 4% Create thread
|
4.97 3.26 7.34 0.60 50% 4% Create thread
|
0.73 0.54 2.17 0.14 60% 37% Yield thread [all suspended]
|
0.73 0.54 2.17 0.14 60% 37% Yield thread [all suspended]
|
0.98 0.82 2.99 0.23 81% 68% Suspend [suspended] thread
|
0.98 0.82 2.99 0.23 81% 68% Suspend [suspended] thread
|
0.54 0.27 1.63 0.03 92% 6% Resume thread
|
0.54 0.27 1.63 0.03 92% 6% Resume thread
|
0.83 0.54 1.90 0.10 73% 14% Set priority
|
0.83 0.54 1.90 0.10 73% 14% Set priority
|
0.21 0.00 0.54 0.21 25% 48% Get priority
|
0.21 0.00 0.54 0.21 25% 48% Get priority
|
2.25 1.90 10.05 0.37 96% 67% Kill [suspended] thread
|
2.25 1.90 10.05 0.37 96% 67% Kill [suspended] thread
|
0.70 0.54 1.09 0.14 53% 45% Yield [no other] thread
|
0.70 0.54 1.09 0.14 53% 45% Yield [no other] thread
|
0.96 0.82 1.36 0.14 50% 48% Resume [suspended low prio] thread
|
0.96 0.82 1.36 0.14 50% 48% Resume [suspended low prio] thread
|
0.53 0.27 0.82 0.03 92% 6% Resume [runnable low prio] thread
|
0.53 0.27 0.82 0.03 92% 6% Resume [runnable low prio] thread
|
0.90 0.82 1.63 0.13 70% 70% Suspend [runnable] thread
|
0.90 0.82 1.63 0.13 70% 70% Suspend [runnable] thread
|
0.70 0.54 0.82 0.13 57% 42% Yield [only low prio] thread
|
0.70 0.54 0.82 0.13 57% 42% Yield [only low prio] thread
|
0.55 0.54 0.82 0.01 98% 98% Suspend [runnable->not runnable]
|
0.55 0.54 0.82 0.01 98% 98% Suspend [runnable->not runnable]
|
1.64 1.63 2.17 0.02 98% 98% Kill [runnable] thread
|
1.64 1.63 2.17 0.02 98% 98% Kill [runnable] thread
|
0.97 0.82 4.62 0.20 98% 64% Destroy [dead] thread
|
0.97 0.82 4.62 0.20 98% 64% Destroy [dead] thread
|
2.17 1.90 2.17 0.01 98% 1% Destroy [runnable] thread
|
2.17 1.90 2.17 0.01 98% 1% Destroy [runnable] thread
|
6.06 5.16 10.60 0.53 59% 31% Resume [high priority] thread
|
6.06 5.16 10.60 0.53 59% 31% Resume [high priority] thread
|
1.69 1.63 5.98 0.11 90% 90% Thread switch
|
1.69 1.63 5.98 0.11 90% 90% Thread switch
|
|
|
0.14 0.00 1.36 0.14 99% 50% Scheduler lock
|
0.14 0.00 1.36 0.14 99% 50% Scheduler lock
|
0.37 0.27 0.54 0.13 62% 62% Scheduler unlock [0 threads]
|
0.37 0.27 0.54 0.13 62% 62% Scheduler unlock [0 threads]
|
0.38 0.27 0.54 0.13 60% 60% Scheduler unlock [1 suspended]
|
0.38 0.27 0.54 0.13 60% 60% Scheduler unlock [1 suspended]
|
0.37 0.27 0.54 0.13 63% 63% Scheduler unlock [many suspended]
|
0.37 0.27 0.54 0.13 63% 63% Scheduler unlock [many suspended]
|
0.37 0.27 0.54 0.13 63% 63% Scheduler unlock [many low prio]
|
0.37 0.27 0.54 0.13 63% 63% Scheduler unlock [many low prio]
|
|
|
0.34 0.00 1.90 0.15 78% 6% Init mutex
|
0.34 0.00 1.90 0.15 78% 6% Init mutex
|
0.88 0.54 4.62 0.37 93% 71% Lock [unlocked] mutex
|
0.88 0.54 4.62 0.37 93% 71% Lock [unlocked] mutex
|
0.79 0.54 4.35 0.26 93% 53% Unlock [locked] mutex
|
0.79 0.54 4.35 0.26 93% 53% Unlock [locked] mutex
|
0.59 0.27 2.17 0.10 93% 3% Trylock [unlocked] mutex
|
0.59 0.27 2.17 0.10 93% 3% Trylock [unlocked] mutex
|
0.50 0.27 0.82 0.09 78% 18% Trylock [locked] mutex
|
0.50 0.27 0.82 0.09 78% 18% Trylock [locked] mutex
|
0.18 0.00 0.54 0.13 59% 37% Destroy mutex
|
0.18 0.00 0.54 0.13 59% 37% Destroy mutex
|
3.85 3.80 5.16 0.08 96% 96% Unlock/Lock mutex
|
3.85 3.80 5.16 0.08 96% 96% Unlock/Lock mutex
|
|
|
0.64 0.27 3.53 0.24 81% 15% Create mbox
|
0.64 0.27 3.53 0.24 81% 15% Create mbox
|
0.61 0.27 2.17 0.21 68% 18% Peek [empty] mbox
|
0.61 0.27 2.17 0.21 68% 18% Peek [empty] mbox
|
0.87 0.54 5.16 0.31 59% 87% Put [first] mbox
|
0.87 0.54 5.16 0.31 59% 87% Put [first] mbox
|
0.08 0.00 0.54 0.12 71% 71% Peek [1 msg] mbox
|
0.08 0.00 0.54 0.12 71% 71% Peek [1 msg] mbox
|
0.71 0.54 1.09 0.14 56% 40% Put [second] mbox
|
0.71 0.54 1.09 0.14 56% 40% Put [second] mbox
|
0.08 0.00 0.27 0.12 68% 68% Peek [2 msgs] mbox
|
0.08 0.00 0.27 0.12 68% 68% Peek [2 msgs] mbox
|
0.89 0.54 4.89 0.31 62% 81% Get [first] mbox
|
0.89 0.54 4.89 0.31 62% 81% Get [first] mbox
|
0.76 0.54 1.09 0.17 43% 37% Get [second] mbox
|
0.76 0.54 1.09 0.17 43% 37% Get [second] mbox
|
0.76 0.54 3.26 0.21 96% 50% Tryput [first] mbox
|
0.76 0.54 3.26 0.21 96% 50% Tryput [first] mbox
|
0.65 0.54 2.45 0.17 81% 81% Peek item [non-empty] mbox
|
0.65 0.54 2.45 0.17 81% 81% Peek item [non-empty] mbox
|
0.76 0.54 2.72 0.19 53% 43% Tryget [non-empty] mbox
|
0.76 0.54 2.72 0.19 53% 43% Tryget [non-empty] mbox
|
0.58 0.54 0.82 0.06 87% 87% Peek item [empty] mbox
|
0.58 0.54 0.82 0.06 87% 87% Peek item [empty] mbox
|
0.61 0.54 0.82 0.10 75% 75% Tryget [empty] mbox
|
0.61 0.54 0.82 0.10 75% 75% Tryget [empty] mbox
|
0.10 0.00 0.54 0.13 65% 65% Waiting to get mbox
|
0.10 0.00 0.54 0.13 65% 65% Waiting to get mbox
|
0.10 0.00 0.54 0.13 65% 65% Waiting to put mbox
|
0.10 0.00 0.54 0.13 65% 65% Waiting to put mbox
|
0.77 0.54 3.26 0.20 53% 43% Delete mbox
|
0.77 0.54 3.26 0.20 53% 43% Delete mbox
|
2.10 1.90 6.25 0.30 93% 93% Put/Get mbox
|
2.10 1.90 6.25 0.30 93% 93% Put/Get mbox
|
|
|
0.34 0.27 1.09 0.11 81% 81% Init semaphore
|
0.34 0.27 1.09 0.11 81% 81% Init semaphore
|
0.60 0.27 1.09 0.12 68% 6% Post [0] semaphore
|
0.60 0.27 1.09 0.12 68% 6% Post [0] semaphore
|
0.59 0.54 0.82 0.08 81% 81% Wait [1] semaphore
|
0.59 0.54 0.82 0.08 81% 81% Wait [1] semaphore
|
0.59 0.54 2.17 0.10 96% 96% Trywait [0] semaphore
|
0.59 0.54 2.17 0.10 96% 96% Trywait [0] semaphore
|
0.48 0.27 0.82 0.11 71% 25% Trywait [1] semaphore
|
0.48 0.27 0.82 0.11 71% 25% Trywait [1] semaphore
|
0.24 0.00 0.82 0.09 78% 18% Peek semaphore
|
0.24 0.00 0.82 0.09 78% 18% Peek semaphore
|
0.19 0.00 0.54 0.13 62% 34% Destroy semaphore
|
0.19 0.00 0.54 0.13 62% 34% Destroy semaphore
|
2.28 2.17 4.08 0.18 93% 90% Post/Wait semaphore
|
2.28 2.17 4.08 0.18 93% 90% Post/Wait semaphore
|
|
|
0.43 0.00 2.72 0.23 90% 6% Create counter
|
0.43 0.00 2.72 0.23 90% 6% Create counter
|
0.40 0.00 1.63 0.25 68% 28% Get counter value
|
0.40 0.00 1.63 0.25 68% 28% Get counter value
|
0.13 0.00 0.82 0.15 96% 59% Set counter value
|
0.13 0.00 0.82 0.15 96% 59% Set counter value
|
0.71 0.54 1.63 0.16 50% 46% Tick counter
|
0.71 0.54 1.63 0.16 50% 46% Tick counter
|
0.16 0.00 0.54 0.14 53% 43% Delete counter
|
0.16 0.00 0.54 0.14 53% 43% Delete counter
|
|
|
0.47 0.27 1.36 0.15 59% 37% Create alarm
|
0.47 0.27 1.36 0.15 59% 37% Create alarm
|
1.58 1.09 7.07 0.44 71% 68% Initialize alarm
|
1.58 1.09 7.07 0.44 71% 68% Initialize alarm
|
0.12 0.00 1.09 0.16 96% 65% Disable alarm
|
0.12 0.00 1.09 0.16 96% 65% Disable alarm
|
1.01 0.82 2.45 0.17 53% 43% Enable alarm
|
1.01 0.82 2.45 0.17 53% 43% Enable alarm
|
0.21 0.00 0.27 0.09 78% 21% Delete alarm
|
0.21 0.00 0.27 0.09 78% 21% Delete alarm
|
0.78 0.54 1.90 0.12 71% 25% Tick counter [1 alarm]
|
0.78 0.54 1.90 0.12 71% 25% Tick counter [1 alarm]
|
3.90 3.80 4.35 0.13 68% 68% Tick counter [many alarms]
|
3.90 3.80 4.35 0.13 68% 68% Tick counter [many alarms]
|
1.25 1.09 1.63 0.14 53% 43% Tick & fire counter [1 alarm]
|
1.25 1.09 1.63 0.14 53% 43% Tick & fire counter [1 alarm]
|
19.88 19.84 20.11 0.07 84% 84% Tick & fire counters [>1 together]
|
19.88 19.84 20.11 0.07 84% 84% Tick & fire counters [>1 together]
|
4.37 4.35 4.62 0.05 90% 90% Tick & fire counters [>1 separately]
|
4.37 4.35 4.62 0.05 90% 90% Tick & fire counters [>1 separately]
|
3.83 3.80 7.61 0.06 99% 99% Alarm latency [0 threads]
|
3.83 3.80 7.61 0.06 99% 99% Alarm latency [0 threads]
|
4.46 3.80 7.88 0.27 71% 24% Alarm latency [2 threads]
|
4.46 3.80 7.88 0.27 71% 24% Alarm latency [2 threads]
|
16.06 13.59 26.36 1.05 54% 10% Alarm latency [many threads]
|
16.06 13.59 26.36 1.05 54% 10% Alarm latency [many threads]
|
6.67 6.52 22.83 0.29 98% 98% Alarm -> thread resume latency
|
6.67 6.52 22.83 0.29 98% 98% Alarm -> thread resume latency
|
|
|
1.89 0.82 9.78 0.00 Clock/interrupt latency
|
1.89 0.82 9.78 0.00 Clock/interrupt latency
|
|
|
2.17 1.09 7.34 0.00 Clock DSR latency
|
2.17 1.09 7.34 0.00 Clock DSR latency
|
|
|
11 0 316 (main stack: 744) Thread stack used (1120 total)
|
11 0 316 (main stack: 744) Thread stack used (1120 total)
|
All done, main stack : stack used 744 size 2400
|
All done, main stack : stack used 744 size 2400
|
All done : Interrupt stack used 288 size 4096
|
All done : Interrupt stack used 288 size 4096
|
All done : Idlethread stack used 268 size 2048
|
All done : Idlethread stack used 268 size 2048
|
|
|
Timing complete - 30210 ms total
|
Timing complete - 30210 ms total
|
|
|
PASS:<Basic timing OK>
|
PASS:<Basic timing OK>
|
EXIT:<done>
|
EXIT:<done>
|
</PRE
|
</PRE
|
></TD
|
></TD
|
></TR
|
></TR
|
></TABLE
|
></TABLE
|
></DIV
|
></DIV
|
><DIV
|
><DIV
|
CLASS="NAVFOOTER"
|
CLASS="NAVFOOTER"
|
><HR
|
><HR
|
ALIGN="LEFT"
|
ALIGN="LEFT"
|
WIDTH="100%"><TABLE
|
WIDTH="100%"><TABLE
|
SUMMARY="Footer navigation table"
|
SUMMARY="Footer navigation table"
|
WIDTH="100%"
|
WIDTH="100%"
|
BORDER="0"
|
BORDER="0"
|
CELLPADDING="0"
|
CELLPADDING="0"
|
CELLSPACING="0"
|
CELLSPACING="0"
|
><TR
|
><TR
|
><TD
|
><TD
|
WIDTH="33%"
|
WIDTH="33%"
|
ALIGN="left"
|
ALIGN="left"
|
VALIGN="top"
|
VALIGN="top"
|
><A
|
><A
|
HREF="rt-at91-eb40.html"
|
HREF="rt-at91-eb40.html"
|
ACCESSKEY="P"
|
ACCESSKEY="P"
|
>Prev</A
|
>Prev</A
|
></TD
|
></TD
|
><TD
|
><TD
|
WIDTH="34%"
|
WIDTH="34%"
|
ALIGN="center"
|
ALIGN="center"
|
VALIGN="top"
|
VALIGN="top"
|
><A
|
><A
|
HREF="ecos-user-guide.html"
|
HREF="ecos-user-guide.html"
|
ACCESSKEY="H"
|
ACCESSKEY="H"
|
>Home</A
|
>Home</A
|
></TD
|
></TD
|
><TD
|
><TD
|
WIDTH="33%"
|
WIDTH="33%"
|
ALIGN="right"
|
ALIGN="right"
|
VALIGN="top"
|
VALIGN="top"
|
><A
|
><A
|
HREF="rt-arm-ep7211.html"
|
HREF="rt-arm-ep7211.html"
|
ACCESSKEY="N"
|
ACCESSKEY="N"
|
>Next</A
|
>Next</A
|
></TD
|
></TD
|
></TR
|
></TR
|
><TR
|
><TR
|
><TD
|
><TD
|
WIDTH="33%"
|
WIDTH="33%"
|
ALIGN="left"
|
ALIGN="left"
|
VALIGN="top"
|
VALIGN="top"
|
>Board: Atmel AT91/EB40</TD
|
>Board: Atmel AT91/EB40</TD
|
><TD
|
><TD
|
WIDTH="34%"
|
WIDTH="34%"
|
ALIGN="center"
|
ALIGN="center"
|
VALIGN="top"
|
VALIGN="top"
|
><A
|
><A
|
HREF="real-time-characterization.html"
|
HREF="real-time-characterization.html"
|
ACCESSKEY="U"
|
ACCESSKEY="U"
|
>Up</A
|
>Up</A
|
></TD
|
></TD
|
><TD
|
><TD
|
WIDTH="33%"
|
WIDTH="33%"
|
ALIGN="right"
|
ALIGN="right"
|
VALIGN="top"
|
VALIGN="top"
|
>Board: Cirrus Logic EDB7111-2 Development Board</TD
|
>Board: Cirrus Logic EDB7111-2 Development Board</TD
|
></TR
|
></TR
|
></TABLE
|
></TABLE
|
></DIV
|
></DIV
|
></BODY
|
></BODY
|
></HTML
|
></HTML
|
|
|
