#ifndef CYGONCE_IMP_CACHE_H
|
#ifndef CYGONCE_IMP_CACHE_H
|
#define CYGONCE_IMP_CACHE_H
|
#define CYGONCE_IMP_CACHE_H
|
|
|
//=============================================================================
|
//=============================================================================
|
//
|
//
|
// imp_cache.h
|
// imp_cache.h
|
//
|
//
|
// HAL cache control API
|
// HAL cache control API
|
//
|
//
|
//=============================================================================
|
//=============================================================================
|
//####ECOSGPLCOPYRIGHTBEGIN####
|
//####ECOSGPLCOPYRIGHTBEGIN####
|
// -------------------------------------------
|
// -------------------------------------------
|
// This file is part of eCos, the Embedded Configurable Operating System.
|
// This file is part of eCos, the Embedded Configurable Operating System.
|
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
|
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
|
//
|
//
|
// eCos is free software; you can redistribute it and/or modify it under
|
// eCos is free software; you can redistribute it and/or modify it under
|
// the terms of the GNU General Public License as published by the Free
|
// the terms of the GNU General Public License as published by the Free
|
// Software Foundation; either version 2 or (at your option) any later version.
|
// Software Foundation; either version 2 or (at your option) any later version.
|
//
|
//
|
// eCos is distributed in the hope that it will be useful, but WITHOUT ANY
|
// eCos is distributed in the hope that it will be useful, but WITHOUT ANY
|
// WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
// WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
// FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
// FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
// for more details.
|
// for more details.
|
//
|
//
|
// You should have received a copy of the GNU General Public License along
|
// You should have received a copy of the GNU General Public License along
|
// with eCos; if not, write to the Free Software Foundation, Inc.,
|
// with eCos; if not, write to the Free Software Foundation, Inc.,
|
// 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
|
// 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
|
//
|
//
|
// As a special exception, if other files instantiate templates or use macros
|
// As a special exception, if other files instantiate templates or use macros
|
// or inline functions from this file, or you compile this file and link it
|
// or inline functions from this file, or you compile this file and link it
|
// with other works to produce a work based on this file, this file does not
|
// with other works to produce a work based on this file, this file does not
|
// by itself cause the resulting work to be covered by the GNU General Public
|
// by itself cause the resulting work to be covered by the GNU General Public
|
// License. However the source code for this file must still be made available
|
// License. However the source code for this file must still be made available
|
// in accordance with section (3) of the GNU General Public License.
|
// in accordance with section (3) of the GNU General Public License.
|
//
|
//
|
// This exception does not invalidate any other reasons why a work based on
|
// This exception does not invalidate any other reasons why a work based on
|
// this file might be covered by the GNU General Public License.
|
// this file might be covered by the GNU General Public License.
|
//
|
//
|
// Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
|
// Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
|
// at http://sources.redhat.com/ecos/ecos-license/
|
// at http://sources.redhat.com/ecos/ecos-license/
|
// -------------------------------------------
|
// -------------------------------------------
|
//####ECOSGPLCOPYRIGHTEND####
|
//####ECOSGPLCOPYRIGHTEND####
|
//=============================================================================
|
//=============================================================================
|
//#####DESCRIPTIONBEGIN####
|
//#####DESCRIPTIONBEGIN####
|
//
|
//
|
// Author(s): nickg
|
// Author(s): nickg
|
// Contributors: nickg, dmoseley
|
// Contributors: nickg, dmoseley
|
// Date: 1998-02-17
|
// Date: 1998-02-17
|
// Purpose: Cache control API
|
// Purpose: Cache control API
|
// Description: The macros defined here provide the HAL APIs for handling
|
// Description: The macros defined here provide the HAL APIs for handling
|
// cache control operations.
|
// cache control operations.
|
// Usage:
|
// Usage:
|
// #include <cyg/hal/imp_cache.h>
|
// #include <cyg/hal/imp_cache.h>
|
// ...
|
// ...
|
//
|
//
|
//
|
//
|
//####DESCRIPTIONEND####
|
//####DESCRIPTIONEND####
|
//
|
//
|
//=============================================================================
|
//=============================================================================
|
|
|
#include <pkgconf/hal.h>
|
#include <pkgconf/hal.h>
|
#include <cyg/infra/cyg_type.h>
|
#include <cyg/infra/cyg_type.h>
|
|
|
#include <cyg/hal/mips-regs.h>
|
#include <cyg/hal/mips-regs.h>
|
#include <cyg/hal/hal_arch.h>
|
#include <cyg/hal/hal_arch.h>
|
#include <cyg/hal/plf_cache.h>
|
#include <cyg/hal/plf_cache.h>
|
#include <cyg/hal/var_arch.h>
|
#include <cyg/hal/var_arch.h>
|
|
|
#ifdef CYGHWR_HAL_MIPS_MIPS64_CORE_5K
|
#ifdef CYGHWR_HAL_MIPS_MIPS64_CORE_5K
|
|
|
//-----------------------------------------------------------------------------
|
//-----------------------------------------------------------------------------
|
// Cache dimensions
|
// Cache dimensions
|
|
|
// Data cache
|
// Data cache
|
#define HAL_DCACHE_SIZE 8192 // Size of data cache in bytes
|
#define HAL_DCACHE_SIZE 8192 // Size of data cache in bytes
|
#define HAL_DCACHE_LINE_SIZE 32 // Size of a data cache line
|
#define HAL_DCACHE_LINE_SIZE 32 // Size of a data cache line
|
#define HAL_DCACHE_WAYS 2 // Associativity of the cache
|
#define HAL_DCACHE_WAYS 2 // Associativity of the cache
|
|
|
// Instruction cache
|
// Instruction cache
|
#define HAL_ICACHE_SIZE 8192 // Size of cache in bytes
|
#define HAL_ICACHE_SIZE 8192 // Size of cache in bytes
|
#define HAL_ICACHE_LINE_SIZE 32 // Size of a cache line
|
#define HAL_ICACHE_LINE_SIZE 32 // Size of a cache line
|
#define HAL_ICACHE_WAYS 2 // Associativity of the cache
|
#define HAL_ICACHE_WAYS 2 // Associativity of the cache
|
|
|
#define HAL_DCACHE_SETS (HAL_DCACHE_SIZE/(HAL_DCACHE_LINE_SIZE*HAL_DCACHE_WAYS))
|
#define HAL_DCACHE_SETS (HAL_DCACHE_SIZE/(HAL_DCACHE_LINE_SIZE*HAL_DCACHE_WAYS))
|
#define HAL_ICACHE_SETS (HAL_ICACHE_SIZE/(HAL_ICACHE_LINE_SIZE*HAL_ICACHE_WAYS))
|
#define HAL_ICACHE_SETS (HAL_ICACHE_SIZE/(HAL_ICACHE_LINE_SIZE*HAL_ICACHE_WAYS))
|
|
|
#define HAL_DCACHE_WRITETHRU_MODE 1
|
#define HAL_DCACHE_WRITETHRU_MODE 1
|
#define HAL_DCACHE_WRITEBACK_MODE 0
|
#define HAL_DCACHE_WRITEBACK_MODE 0
|
|
|
#else
|
#else
|
|
|
#error Unknown MIPS32 Variant
|
#error Unknown MIPS32 Variant
|
|
|
#endif
|
#endif
|
|
|
//-----------------------------------------------------------------------------
|
//-----------------------------------------------------------------------------
|
// General cache defines.
|
// General cache defines.
|
#define HAL_CLEAR_TAGLO() asm volatile (" mtc0 $0, $28;" \
|
#define HAL_CLEAR_TAGLO() asm volatile (" mtc0 $0, $28;" \
|
" nop;" \
|
" nop;" \
|
" nop;" \
|
" nop;" \
|
" nop;")
|
" nop;")
|
#define HAL_CLEAR_TAGHI() asm volatile (" mtc0 $0, $29;" \
|
#define HAL_CLEAR_TAGHI() asm volatile (" mtc0 $0, $29;" \
|
" nop;" \
|
" nop;" \
|
" nop;" \
|
" nop;" \
|
" nop;")
|
" nop;")
|
|
|
/* Cache instruction opcodes */
|
/* Cache instruction opcodes */
|
#define HAL_CACHE_OP(which, op) (which | (op << 2))
|
#define HAL_CACHE_OP(which, op) (which | (op << 2))
|
|
|
#define HAL_WHICH_ICACHE 0x0
|
#define HAL_WHICH_ICACHE 0x0
|
#define HAL_WHICH_DCACHE 0x1
|
#define HAL_WHICH_DCACHE 0x1
|
|
|
#define HAL_INDEX_INVALIDATE 0x0
|
#define HAL_INDEX_INVALIDATE 0x0
|
#define HAL_INDEX_LOAD_TAG 0x1
|
#define HAL_INDEX_LOAD_TAG 0x1
|
#define HAL_INDEX_STORE_TAG 0x2
|
#define HAL_INDEX_STORE_TAG 0x2
|
#define HAL_HIT_INVALIDATE 0x4
|
#define HAL_HIT_INVALIDATE 0x4
|
#define HAL_ICACHE_FILL 0x5
|
#define HAL_ICACHE_FILL 0x5
|
#define HAL_DCACHE_HIT_INVALIDATE 0x5
|
#define HAL_DCACHE_HIT_INVALIDATE 0x5
|
#define HAL_DCACHE_HIT_WRITEBACK 0x6
|
#define HAL_DCACHE_HIT_WRITEBACK 0x6
|
#define HAL_FETCH_AND_LOCK 0x7
|
#define HAL_FETCH_AND_LOCK 0x7
|
|
|
//-----------------------------------------------------------------------------
|
//-----------------------------------------------------------------------------
|
// Global control of data cache
|
// Global control of data cache
|
|
|
// Invalidate the entire cache
|
// Invalidate the entire cache
|
#define HAL_DCACHE_INVALIDATE_ALL_DEFINED
|
#define HAL_DCACHE_INVALIDATE_ALL_DEFINED
|
#define HAL_DCACHE_INVALIDATE_ALL() \
|
#define HAL_DCACHE_INVALIDATE_ALL() \
|
CYG_MACRO_START \
|
CYG_MACRO_START \
|
register volatile CYG_BYTE *addr; \
|
register volatile CYG_BYTE *addr; \
|
HAL_CLEAR_TAGLO(); \
|
HAL_CLEAR_TAGLO(); \
|
HAL_CLEAR_TAGHI(); \
|
HAL_CLEAR_TAGHI(); \
|
for (addr = (CYG_BYTE *)CYGARC_KSEG_CACHED_BASE; \
|
for (addr = (CYG_BYTE *)CYGARC_KSEG_CACHED_BASE; \
|
addr < (CYG_BYTE *)(CYGARC_KSEG_CACHED_BASE + HAL_DCACHE_SIZE); \
|
addr < (CYG_BYTE *)(CYGARC_KSEG_CACHED_BASE + HAL_DCACHE_SIZE); \
|
addr += HAL_DCACHE_LINE_SIZE ) \
|
addr += HAL_DCACHE_LINE_SIZE ) \
|
{ \
|
{ \
|
asm volatile (" cache %0, 0(%1)" \
|
asm volatile (" cache %0, 0(%1)" \
|
: \
|
: \
|
: "I" (HAL_CACHE_OP(HAL_WHICH_DCACHE, HAL_INDEX_STORE_TAG)), \
|
: "I" (HAL_CACHE_OP(HAL_WHICH_DCACHE, HAL_INDEX_STORE_TAG)), \
|
"r"(addr)); \
|
"r"(addr)); \
|
} \
|
} \
|
CYG_MACRO_END
|
CYG_MACRO_END
|
|
|
// Synchronize the contents of the cache with memory.
|
// Synchronize the contents of the cache with memory.
|
extern void hal_dcache_sync(void);
|
extern void hal_dcache_sync(void);
|
#define HAL_DCACHE_SYNC_DEFINED
|
#define HAL_DCACHE_SYNC_DEFINED
|
#define HAL_DCACHE_SYNC() hal_dcache_sync()
|
#define HAL_DCACHE_SYNC() hal_dcache_sync()
|
|
|
// Set the data cache refill burst size
|
// Set the data cache refill burst size
|
//#define HAL_DCACHE_BURST_SIZE(_asize_)
|
//#define HAL_DCACHE_BURST_SIZE(_asize_)
|
|
|
// Set the data cache write mode
|
// Set the data cache write mode
|
//#define HAL_DCACHE_WRITE_MODE( _mode_ )
|
//#define HAL_DCACHE_WRITE_MODE( _mode_ )
|
|
|
// Load the contents of the given address range into the data cache
|
// Load the contents of the given address range into the data cache
|
// and then lock the cache so that it stays there.
|
// and then lock the cache so that it stays there.
|
#define HAL_DCACHE_LOCK_DEFINED
|
#define HAL_DCACHE_LOCK_DEFINED
|
#define HAL_DCACHE_LOCK(_base_, _asize_) \
|
#define HAL_DCACHE_LOCK(_base_, _asize_) \
|
CYG_MACRO_START \
|
CYG_MACRO_START \
|
register CYG_ADDRESS _baddr_ = (CYG_ADDRESS)(_base_); \
|
register CYG_ADDRESS _baddr_ = (CYG_ADDRESS)(_base_); \
|
register CYG_ADDRESS _addr_ = (CYG_ADDRESS)(_base_); \
|
register CYG_ADDRESS _addr_ = (CYG_ADDRESS)(_base_); \
|
register CYG_WORD _size_ = (_asize_); \
|
register CYG_WORD _size_ = (_asize_); \
|
for( ; _addr_ <= _baddr_+_size_; _addr_ += HAL_DCACHE_LINE_SIZE ) \
|
for( ; _addr_ <= _baddr_+_size_; _addr_ += HAL_DCACHE_LINE_SIZE ) \
|
asm volatile (" cache %0, 0(%1)" \
|
asm volatile (" cache %0, 0(%1)" \
|
: \
|
: \
|
: "I" (HAL_CACHE_OP(HAL_WHICH_DCACHE, HAL_FETCH_AND_LOCK)), \
|
: "I" (HAL_CACHE_OP(HAL_WHICH_DCACHE, HAL_FETCH_AND_LOCK)), \
|
"r"(_addr_)); \
|
"r"(_addr_)); \
|
CYG_MACRO_END
|
CYG_MACRO_END
|
|
|
// Undo a previous lock operation
|
// Undo a previous lock operation
|
#define HAL_DCACHE_UNLOCK_DEFINED
|
#define HAL_DCACHE_UNLOCK_DEFINED
|
#define HAL_DCACHE_UNLOCK(_base_, _asize_) \
|
#define HAL_DCACHE_UNLOCK(_base_, _asize_) \
|
CYG_MACRO_START \
|
CYG_MACRO_START \
|
register CYG_ADDRESS _baddr_ = (CYG_ADDRESS)(_base_); \
|
register CYG_ADDRESS _baddr_ = (CYG_ADDRESS)(_base_); \
|
register CYG_ADDRESS _addr_ = (CYG_ADDRESS)(_base_); \
|
register CYG_ADDRESS _addr_ = (CYG_ADDRESS)(_base_); \
|
register CYG_WORD _size_ = (_asize_); \
|
register CYG_WORD _size_ = (_asize_); \
|
for( ; _addr_ <= _baddr_+_size_; _addr_ += HAL_DCACHE_LINE_SIZE ) \
|
for( ; _addr_ <= _baddr_+_size_; _addr_ += HAL_DCACHE_LINE_SIZE ) \
|
asm volatile (" cache %0, 0(%1)" \
|
asm volatile (" cache %0, 0(%1)" \
|
: \
|
: \
|
: "I" (HAL_CACHE_OP(HAL_WHICH_DCACHE, HAL_HIT_INVALIDATE)), \
|
: "I" (HAL_CACHE_OP(HAL_WHICH_DCACHE, HAL_HIT_INVALIDATE)), \
|
"r"(_addr_)); \
|
"r"(_addr_)); \
|
CYG_MACRO_END
|
CYG_MACRO_END
|
|
|
// Unlock entire cache
|
// Unlock entire cache
|
#define HAL_DCACHE_UNLOCK_ALL_DEFINED
|
#define HAL_DCACHE_UNLOCK_ALL_DEFINED
|
#define HAL_DCACHE_UNLOCK_ALL() HAL_DCACHE_UNLOCK(0,HAL_DCACHE_SIZE)
|
#define HAL_DCACHE_UNLOCK_ALL() HAL_DCACHE_UNLOCK(0,HAL_DCACHE_SIZE)
|
|
|
|
|
//-----------------------------------------------------------------------------
|
//-----------------------------------------------------------------------------
|
// Data cache line control
|
// Data cache line control
|
|
|
// Allocate cache lines for the given address range without reading its
|
// Allocate cache lines for the given address range without reading its
|
// contents from memory.
|
// contents from memory.
|
//#define HAL_DCACHE_ALLOCATE( _base_ , _asize_ )
|
//#define HAL_DCACHE_ALLOCATE( _base_ , _asize_ )
|
|
|
// Write dirty cache lines to memory and invalidate the cache entries
|
// Write dirty cache lines to memory and invalidate the cache entries
|
// for the given address range.
|
// for the given address range.
|
#define HAL_DCACHE_FLUSH_DEFINED
|
#define HAL_DCACHE_FLUSH_DEFINED
|
#if HAL_DCACHE_WRITETHRU_MODE == 1
|
#if HAL_DCACHE_WRITETHRU_MODE == 1
|
// No need to flush a writethrough cache
|
// No need to flush a writethrough cache
|
#define HAL_DCACHE_FLUSH( _base_ , _asize_ )
|
#define HAL_DCACHE_FLUSH( _base_ , _asize_ )
|
#else
|
#else
|
#error HAL_DCACHE_FLUSH undefined for MIPS32 writeback cache
|
#error HAL_DCACHE_FLUSH undefined for MIPS32 writeback cache
|
#endif
|
#endif
|
|
|
// Write dirty cache lines to memory for the given address range.
|
// Write dirty cache lines to memory for the given address range.
|
#define HAL_DCACHE_STORE_DEFINED
|
#define HAL_DCACHE_STORE_DEFINED
|
#if HAL_DCACHE_WRITETHRU_MODE == 1
|
#if HAL_DCACHE_WRITETHRU_MODE == 1
|
// No need to store a writethrough cache
|
// No need to store a writethrough cache
|
#define HAL_DCACHE_STORE( _base_ , _asize_ )
|
#define HAL_DCACHE_STORE( _base_ , _asize_ )
|
#else
|
#else
|
#error HAL_DCACHE_STORE undefined for MIPS32 writeback cache
|
#error HAL_DCACHE_STORE undefined for MIPS32 writeback cache
|
#endif
|
#endif
|
|
|
// Invalidate cache lines in the given range without writing to memory.
|
// Invalidate cache lines in the given range without writing to memory.
|
#define HAL_DCACHE_INVALIDATE_DEFINED
|
#define HAL_DCACHE_INVALIDATE_DEFINED
|
#define HAL_DCACHE_INVALIDATE( _base_ , _asize_ ) \
|
#define HAL_DCACHE_INVALIDATE( _base_ , _asize_ ) \
|
CYG_MACRO_START \
|
CYG_MACRO_START \
|
register CYG_ADDRESS _baddr_ = (CYG_ADDRESS)(_base_); \
|
register CYG_ADDRESS _baddr_ = (CYG_ADDRESS)(_base_); \
|
register CYG_ADDRESS _addr_ = (CYG_ADDRESS)(_base_); \
|
register CYG_ADDRESS _addr_ = (CYG_ADDRESS)(_base_); \
|
register CYG_WORD _size_ = (_asize_); \
|
register CYG_WORD _size_ = (_asize_); \
|
for( ; _addr_ <= _baddr_+_size_; _addr_ += HAL_DCACHE_LINE_SIZE ) \
|
for( ; _addr_ <= _baddr_+_size_; _addr_ += HAL_DCACHE_LINE_SIZE ) \
|
asm volatile (" cache %0, 0(%1)" \
|
asm volatile (" cache %0, 0(%1)" \
|
: \
|
: \
|
: "I" (HAL_CACHE_OP(HAL_WHICH_DCACHE, HAL_HIT_INVALIDATE)), \
|
: "I" (HAL_CACHE_OP(HAL_WHICH_DCACHE, HAL_HIT_INVALIDATE)), \
|
"r"(_addr_)); \
|
"r"(_addr_)); \
|
CYG_MACRO_END
|
CYG_MACRO_END
|
|
|
|
|
|
|
|
|
|
|
|
|
//-----------------------------------------------------------------------------
|
//-----------------------------------------------------------------------------
|
// Global control of Instruction cache
|
// Global control of Instruction cache
|
|
|
// Invalidate the entire cache
|
// Invalidate the entire cache
|
#define HAL_ICACHE_INVALIDATE_ALL_DEFINED
|
#define HAL_ICACHE_INVALIDATE_ALL_DEFINED
|
#define HAL_ICACHE_INVALIDATE_ALL() \
|
#define HAL_ICACHE_INVALIDATE_ALL() \
|
CYG_MACRO_START \
|
CYG_MACRO_START \
|
register volatile CYG_BYTE *addr; \
|
register volatile CYG_BYTE *addr; \
|
HAL_CLEAR_TAGLO(); \
|
HAL_CLEAR_TAGLO(); \
|
HAL_CLEAR_TAGHI(); \
|
HAL_CLEAR_TAGHI(); \
|
for (addr = (CYG_BYTE *)CYGARC_KSEG_CACHED_BASE; \
|
for (addr = (CYG_BYTE *)CYGARC_KSEG_CACHED_BASE; \
|
addr < (CYG_BYTE *)(CYGARC_KSEG_CACHED_BASE + HAL_ICACHE_SIZE); \
|
addr < (CYG_BYTE *)(CYGARC_KSEG_CACHED_BASE + HAL_ICACHE_SIZE); \
|
addr += HAL_ICACHE_LINE_SIZE ) \
|
addr += HAL_ICACHE_LINE_SIZE ) \
|
{ \
|
{ \
|
asm volatile (" cache %0, 0(%1)" \
|
asm volatile (" cache %0, 0(%1)" \
|
: \
|
: \
|
: "I" (HAL_CACHE_OP(HAL_WHICH_ICACHE, HAL_INDEX_STORE_TAG)), \
|
: "I" (HAL_CACHE_OP(HAL_WHICH_ICACHE, HAL_INDEX_STORE_TAG)), \
|
"r"(addr)); \
|
"r"(addr)); \
|
} \
|
} \
|
CYG_MACRO_END
|
CYG_MACRO_END
|
|
|
// Synchronize the contents of the cache with memory.
|
// Synchronize the contents of the cache with memory.
|
extern void hal_icache_sync(void);
|
extern void hal_icache_sync(void);
|
#define HAL_ICACHE_SYNC_DEFINED
|
#define HAL_ICACHE_SYNC_DEFINED
|
#define HAL_ICACHE_SYNC() hal_icache_sync()
|
#define HAL_ICACHE_SYNC() hal_icache_sync()
|
|
|
// Set the instruction cache refill burst size
|
// Set the instruction cache refill burst size
|
//#define HAL_ICACHE_BURST_SIZE(_asize_)
|
//#define HAL_ICACHE_BURST_SIZE(_asize_)
|
|
|
// Load the contents of the given address range into the data cache
|
// Load the contents of the given address range into the data cache
|
// and then lock the cache so that it stays there.
|
// and then lock the cache so that it stays there.
|
#define HAL_ICACHE_LOCK_DEFINED
|
#define HAL_ICACHE_LOCK_DEFINED
|
#define HAL_ICACHE_LOCK(_base_, _asize_) \
|
#define HAL_ICACHE_LOCK(_base_, _asize_) \
|
CYG_MACRO_START \
|
CYG_MACRO_START \
|
register CYG_ADDRESS _baddr_ = (CYG_ADDRESS)(_base_); \
|
register CYG_ADDRESS _baddr_ = (CYG_ADDRESS)(_base_); \
|
register CYG_ADDRESS _addr_ = (CYG_ADDRESS)(_base_); \
|
register CYG_ADDRESS _addr_ = (CYG_ADDRESS)(_base_); \
|
register CYG_WORD _size_ = (_asize_); \
|
register CYG_WORD _size_ = (_asize_); \
|
for( ; _addr_ <= _baddr_+_size_; _addr_ += HAL_ICACHE_LINE_SIZE ) \
|
for( ; _addr_ <= _baddr_+_size_; _addr_ += HAL_ICACHE_LINE_SIZE ) \
|
asm volatile (" cache %0, 0(%1)" \
|
asm volatile (" cache %0, 0(%1)" \
|
: \
|
: \
|
: "I" (HAL_CACHE_OP(HAL_WHICH_ICACHE, HAL_FETCH_AND_LOCK)), \
|
: "I" (HAL_CACHE_OP(HAL_WHICH_ICACHE, HAL_FETCH_AND_LOCK)), \
|
"r"(_addr_)); \
|
"r"(_addr_)); \
|
CYG_MACRO_END
|
CYG_MACRO_END
|
|
|
// Undo a previous lock operation
|
// Undo a previous lock operation
|
#define HAL_ICACHE_UNLOCK_DEFINED
|
#define HAL_ICACHE_UNLOCK_DEFINED
|
#define HAL_ICACHE_UNLOCK(_base_, _asize_) \
|
#define HAL_ICACHE_UNLOCK(_base_, _asize_) \
|
CYG_MACRO_START \
|
CYG_MACRO_START \
|
register CYG_ADDRESS _baddr_ = (CYG_ADDRESS)(_base_); \
|
register CYG_ADDRESS _baddr_ = (CYG_ADDRESS)(_base_); \
|
register CYG_ADDRESS _addr_ = (CYG_ADDRESS)(_base_); \
|
register CYG_ADDRESS _addr_ = (CYG_ADDRESS)(_base_); \
|
register CYG_WORD _size_ = (_asize_); \
|
register CYG_WORD _size_ = (_asize_); \
|
for( ; _addr_ <= _baddr_+_size_; _addr_ += HAL_ICACHE_LINE_SIZE ) \
|
for( ; _addr_ <= _baddr_+_size_; _addr_ += HAL_ICACHE_LINE_SIZE ) \
|
asm volatile (" cache %0, 0(%1)" \
|
asm volatile (" cache %0, 0(%1)" \
|
: \
|
: \
|
: "I" (HAL_CACHE_OP(HAL_WHICH_ICACHE, HAL_HIT_INVALIDATE)), \
|
: "I" (HAL_CACHE_OP(HAL_WHICH_ICACHE, HAL_HIT_INVALIDATE)), \
|
"r"(_addr_)); \
|
"r"(_addr_)); \
|
CYG_MACRO_END
|
CYG_MACRO_END
|
|
|
// Unlock entire cache
|
// Unlock entire cache
|
#define HAL_ICACHE_UNLOCK_ALL_DEFINED
|
#define HAL_ICACHE_UNLOCK_ALL_DEFINED
|
#define HAL_ICACHE_UNLOCK_ALL() HAL_ICACHE_UNLOCK(0,HAL_ICACHE_SIZE)
|
#define HAL_ICACHE_UNLOCK_ALL() HAL_ICACHE_UNLOCK(0,HAL_ICACHE_SIZE)
|
|
|
//-----------------------------------------------------------------------------
|
//-----------------------------------------------------------------------------
|
// Instruction cache line control
|
// Instruction cache line control
|
|
|
// Invalidate cache lines in the given range without writing to memory.
|
// Invalidate cache lines in the given range without writing to memory.
|
#define HAL_ICACHE_INVALIDATE_DEFINED
|
#define HAL_ICACHE_INVALIDATE_DEFINED
|
#define HAL_ICACHE_INVALIDATE( _base_ , _asize_ ) \
|
#define HAL_ICACHE_INVALIDATE( _base_ , _asize_ ) \
|
CYG_MACRO_START \
|
CYG_MACRO_START \
|
register CYG_ADDRESS _baddr_ = (CYG_ADDRESS)(_base_); \
|
register CYG_ADDRESS _baddr_ = (CYG_ADDRESS)(_base_); \
|
register CYG_ADDRESS _addr_ = (CYG_ADDRESS)(_base_); \
|
register CYG_ADDRESS _addr_ = (CYG_ADDRESS)(_base_); \
|
register CYG_WORD _size_ = (_asize_); \
|
register CYG_WORD _size_ = (_asize_); \
|
for( ; _addr_ <= _baddr_+_size_; _addr_ += HAL_ICACHE_LINE_SIZE ) \
|
for( ; _addr_ <= _baddr_+_size_; _addr_ += HAL_ICACHE_LINE_SIZE ) \
|
asm volatile (" cache %0, 0(%1)" \
|
asm volatile (" cache %0, 0(%1)" \
|
: \
|
: \
|
: "I" (HAL_CACHE_OP(HAL_WHICH_ICACHE, HAL_HIT_INVALIDATE)), \
|
: "I" (HAL_CACHE_OP(HAL_WHICH_ICACHE, HAL_HIT_INVALIDATE)), \
|
"r"(_addr_)); \
|
"r"(_addr_)); \
|
CYG_MACRO_END
|
CYG_MACRO_END
|
|
|
//-----------------------------------------------------------------------------
|
//-----------------------------------------------------------------------------
|
#endif // ifndef CYGONCE_IMP_CACHE_H
|
#endif // ifndef CYGONCE_IMP_CACHE_H
|
// End of imp_cache.h
|
// End of imp_cache.h
|
|
|