URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Go to most recent revision |
Only display areas with differences |
Details |
Blame |
View Log
Rev 30 |
Rev 173 |
AC_DEFUN(RTEMS_ENABLE_BARE,
|
AC_DEFUN(RTEMS_ENABLE_BARE,
|
[
|
[
|
AC_ARG_ENABLE(bare-cpu-cflags,
|
AC_ARG_ENABLE(bare-cpu-cflags,
|
[ --enable-bare-cpu-cflags specify a particular cpu cflag]
|
[ --enable-bare-cpu-cflags specify a particular cpu cflag]
|
[ (bare bsp specific)],
|
[ (bare bsp specific)],
|
[case "${enableval}" in
|
[case "${enableval}" in
|
no) BARE_CPU_CFLAGS="" ;;
|
no) BARE_CPU_CFLAGS="" ;;
|
*) BARE_CPU_CFLAGS="${enableval}" ;;
|
*) BARE_CPU_CFLAGS="${enableval}" ;;
|
esac],
|
esac],
|
[BARE_CPU_CFLAGS=""])
|
[BARE_CPU_CFLAGS=""])
|
|
|
AC_ARG_ENABLE(bare-cpu-model,
|
AC_ARG_ENABLE(bare-cpu-model,
|
[ --enable-bare-cpu-model specify a particular cpu model]
|
[ --enable-bare-cpu-model specify a particular cpu model]
|
[ (bare bsp specific)],
|
[ (bare bsp specific)],
|
[case "${enableval}" in
|
[case "${enableval}" in
|
no) BARE_CPU_MODEL="" ;;
|
no) BARE_CPU_MODEL="" ;;
|
*) BARE_CPU_MODEL="${enableval}" ;;
|
*) BARE_CPU_MODEL="${enableval}" ;;
|
esac],
|
esac],
|
[BARE_CPU_MODEL=""])
|
[BARE_CPU_MODEL=""])
|
])
|
])
|
|
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.