OpenCores

URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [lib/] [libbsp/] [i960/] [rxgen960/] [startup/] [ihandler.S] - Diff between revs 30 and 173

Only display areas with differences | Details | Blame | View Log

Rev 30	Rev 173
`#`	`#`
`# $Id: ihandler.S,v 1.2 2001-09-27 11:59:59 chris Exp $`	`# $Id: ihandler.S,v 1.2 2001-09-27 11:59:59 chris Exp $`
`#`	`#`

`#######################################`	`#######################################`
`# ihandler.s #`	`# ihandler.s #`
`# Last change : 8.11.94 #`	`# Last change : 8.11.94 #`
`#######################################`	`#######################################`

`.text`	`.text`
`.globl _nmiHandler`	`.globl _nmiHandler`
`.globl _intr5Handler`	`.globl _intr5Handler`
`.globl _intr6Handler`	`.globl _intr6Handler`
`.globl _clockHandler`	`.globl _clockHandler`

`.text`	`.text`

`# NMI Handler`	`# NMI Handler`
`_nmiHandler :`	`_nmiHandler :`
`ldconst 64, r4`	`ldconst 64, r4`
`addo sp, r4, sp`	`addo sp, r4, sp`

`stq g0, -64(sp)`	`stq g0, -64(sp)`
`stq g4, -48(sp)`	`stq g4, -48(sp)`
`stq g8, -32(sp)`	`stq g8, -32(sp)`
`stt g12, -16(sp)`	`stt g12, -16(sp)`

`callx _nmi_isr`	`callx _nmi_isr`

`ldq -64(sp), g0`	`ldq -64(sp), g0`
`ldq -48(sp), g4`	`ldq -48(sp), g4`
`ldq -32(sp), g8`	`ldq -32(sp), g8`
`ldt -16(sp), g12`	`ldt -16(sp), g12`

`ret`	`ret`
`_clockHandler :`	`_clockHandler :`
`ldconst 64, r4`	`ldconst 64, r4`
`addo sp, r4, sp`	`addo sp, r4, sp`

`stq g0, -64(sp)`	`stq g0, -64(sp)`
`stq g4, -48(sp)`	`stq g4, -48(sp)`
`stq g8, -32(sp)`	`stq g8, -32(sp)`
`stt g12, -16(sp)`	`stt g12, -16(sp)`

`callx _Clock_isr`	`callx _Clock_isr`

`ldq -64(sp), g0`	`ldq -64(sp), g0`
`ldq -48(sp), g4`	`ldq -48(sp), g4`
`ldq -32(sp), g8`	`ldq -32(sp), g8`
`ldt -16(sp), g12`	`ldt -16(sp), g12`
`#`	`#`
`#`	`#`
`ret`	`ret`

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.