OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [lib/] [libbsp/] [powerpc/] [psim/] [shmsupp/] [getcfg.c] - Diff between revs 30 and 173

Only display areas with differences | Details | Blame | View Log

Rev 30 Rev 173
/*  void Shm_Get_configuration( localnode, &shmcfg )
/*  void Shm_Get_configuration( localnode, &shmcfg )
 *
 *
 *  This routine initializes, if necessary, and returns a pointer
 *  This routine initializes, if necessary, and returns a pointer
 *  to the Shared Memory Configuration Table for the PowerPC PSIM.
 *  to the Shared Memory Configuration Table for the PowerPC PSIM.
 *
 *
 *  INPUT PARAMETERS:
 *  INPUT PARAMETERS:
 *    localnode - local node number
 *    localnode - local node number
 *    shmcfg    - address of pointer to SHM Config Table
 *    shmcfg    - address of pointer to SHM Config Table
 *
 *
 *  OUTPUT PARAMETERS:
 *  OUTPUT PARAMETERS:
 *    *shmcfg   - pointer to SHM Config Table
 *    *shmcfg   - pointer to SHM Config Table
 *
 *
 *  NOTES:  No interrupt support.
 *  NOTES:  No interrupt support.
 *
 *
 *  COPYRIGHT (c) 1989-1999.
 *  COPYRIGHT (c) 1989-1999.
 *  On-Line Applications Research Corporation (OAR).
 *  On-Line Applications Research Corporation (OAR).
 *
 *
 *  The license and distribution terms for this file may be
 *  The license and distribution terms for this file may be
 *  found in found in the file LICENSE in this distribution or at
 *  found in found in the file LICENSE in this distribution or at
 *  http://www.OARcorp.com/rtems/license.html.
 *  http://www.OARcorp.com/rtems/license.html.
 *
 *
 *  $Id: getcfg.c,v 1.2 2001-09-27 12:01:02 chris Exp $
 *  $Id: getcfg.c,v 1.2 2001-09-27 12:01:02 chris Exp $
 */
 */
 
 
#include <rtems.h>
#include <rtems.h>
#include "shm_driver.h"
#include "shm_driver.h"
 
 
#define INTERRUPT 0                   /* PSIM target supports only */
#define INTERRUPT 0                   /* PSIM target supports only */
#define POLLING   1                   /* polling mode. */
#define POLLING   1                   /* polling mode. */
 
 
shm_config_table BSP_shm_cfgtbl;
shm_config_table BSP_shm_cfgtbl;
 
 
void Shm_Get_configuration(
void Shm_Get_configuration(
  rtems_unsigned32   localnode,
  rtems_unsigned32   localnode,
  shm_config_table **shmcfg
  shm_config_table **shmcfg
)
)
{
{
   BSP_shm_cfgtbl.base         = (rtems_unsigned32 *)0xc0000000;
   BSP_shm_cfgtbl.base         = (rtems_unsigned32 *)0xc0000000;
   BSP_shm_cfgtbl.length       = 64 * 1024;
   BSP_shm_cfgtbl.length       = 64 * 1024;
   BSP_shm_cfgtbl.format       = SHM_BIG;
   BSP_shm_cfgtbl.format       = SHM_BIG;
 
 
   BSP_shm_cfgtbl.cause_intr   = Shm_Cause_interrupt;
   BSP_shm_cfgtbl.cause_intr   = Shm_Cause_interrupt;
 
 
#ifdef NEUTRAL_BIG
#ifdef NEUTRAL_BIG
   BSP_shm_cfgtbl.convert      = NULL_CONVERT;
   BSP_shm_cfgtbl.convert      = NULL_CONVERT;
#else
#else
   BSP_shm_cfgtbl.convert      = CPU_swap_u32;
   BSP_shm_cfgtbl.convert      = CPU_swap_u32;
#endif
#endif
 
 
#if (POLLING==1)
#if (POLLING==1)
   BSP_shm_cfgtbl.poll_intr    = POLLED_MODE;
   BSP_shm_cfgtbl.poll_intr    = POLLED_MODE;
   BSP_shm_cfgtbl.Intr.address = NO_INTERRUPT;
   BSP_shm_cfgtbl.Intr.address = NO_INTERRUPT;
   BSP_shm_cfgtbl.Intr.value   = NO_INTERRUPT;
   BSP_shm_cfgtbl.Intr.value   = NO_INTERRUPT;
   BSP_shm_cfgtbl.Intr.length  = NO_INTERRUPT;
   BSP_shm_cfgtbl.Intr.length  = NO_INTERRUPT;
#else
#else
   BSP_shm_cfgtbl.poll_intr    = INTR_MODE;
   BSP_shm_cfgtbl.poll_intr    = INTR_MODE;
   BSP_shm_cfgtbl.Intr.address = 0;
   BSP_shm_cfgtbl.Intr.address = 0;
   BSP_shm_cfgtbl.Intr.value   = 0;
   BSP_shm_cfgtbl.Intr.value   = 0;
   BSP_shm_cfgtbl.Intr.length  = BYTE;
   BSP_shm_cfgtbl.Intr.length  = BYTE;
#endif
#endif
 
 
   *shmcfg = &BSP_shm_cfgtbl;
   *shmcfg = &BSP_shm_cfgtbl;
 
 
}
}
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.