OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [VER_5_3/] [gdb-5.3/] [sim/] [common/] [dv-core.c] - Diff between revs 1182 and 1765

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 1182 Rev 1765
/* The common simulator framework for GDB, the GNU Debugger.
/* The common simulator framework for GDB, the GNU Debugger.
 
 
   Copyright 2002 Free Software Foundation, Inc.
   Copyright 2002 Free Software Foundation, Inc.
 
 
   Contributed by Andrew Cagney and Red Hat.
   Contributed by Andrew Cagney and Red Hat.
 
 
   This file is part of GDB.
   This file is part of GDB.
 
 
   This program is free software; you can redistribute it and/or modify
   This program is free software; you can redistribute it and/or modify
   it under the terms of the GNU General Public License as published by
   it under the terms of the GNU General Public License as published by
   the Free Software Foundation; either version 2 of the License, or
   the Free Software Foundation; either version 2 of the License, or
   (at your option) any later version.
   (at your option) any later version.
 
 
   This program is distributed in the hope that it will be useful,
   This program is distributed in the hope that it will be useful,
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   GNU General Public License for more details.
   GNU General Public License for more details.
 
 
   You should have received a copy of the GNU General Public License
   You should have received a copy of the GNU General Public License
   along with this program; if not, write to the Free Software
   along with this program; if not, write to the Free Software
   Foundation, Inc., 59 Temple Place - Suite 330,
   Foundation, Inc., 59 Temple Place - Suite 330,
   Boston, MA 02111-1307, USA.  */
   Boston, MA 02111-1307, USA.  */
 
 
 
 
#include "sim-main.h"
#include "sim-main.h"
#include "hw-main.h"
#include "hw-main.h"
 
 
/* DEVICE
/* DEVICE
 
 
   core - root of the device tree
   core - root of the device tree
 
 
   DESCRIPTION
   DESCRIPTION
 
 
   The core device, positioned at the root of the device tree appears
   The core device, positioned at the root of the device tree appears
   to its child devices as a normal device just like every other
   to its child devices as a normal device just like every other
   device in the tree.
   device in the tree.
 
 
   Internally it is implemented using a core object.  Requests to
   Internally it is implemented using a core object.  Requests to
   attach (or detach) address spaces are passed to that core object.
   attach (or detach) address spaces are passed to that core object.
   Requests to transfer (DMA) data are reflected back down the device
   Requests to transfer (DMA) data are reflected back down the device
   tree using the core_map data transfer methods.
   tree using the core_map data transfer methods.
 
 
   PROPERTIES
   PROPERTIES
 
 
   None.
   None.
 
 
   */
   */
 
 
 
 
static void
static void
dv_core_attach_address_callback (struct hw *me,
dv_core_attach_address_callback (struct hw *me,
                                 int level,
                                 int level,
                                 int space,
                                 int space,
                                 address_word addr,
                                 address_word addr,
                                 address_word nr_bytes,
                                 address_word nr_bytes,
                                 struct hw *client)
                                 struct hw *client)
{
{
  HW_TRACE ((me, "attach - level=%d, space=%d, addr=0x%lx, nr_bytes=%ld, client=%s",
  HW_TRACE ((me, "attach - level=%d, space=%d, addr=0x%lx, nr_bytes=%ld, client=%s",
             level, space, (unsigned long) addr, (unsigned long) nr_bytes, hw_path (client)));
             level, space, (unsigned long) addr, (unsigned long) nr_bytes, hw_path (client)));
  /* NOTE: At preset the space is assumed to be zero.  Perhaphs the
  /* NOTE: At preset the space is assumed to be zero.  Perhaphs the
     space should be mapped onto something for instance: space0 -
     space should be mapped onto something for instance: space0 -
     unified memory; space1 - IO memory; ... */
     unified memory; space1 - IO memory; ... */
  sim_core_attach (hw_system (me),
  sim_core_attach (hw_system (me),
                   NULL, /*cpu*/
                   NULL, /*cpu*/
                   level,
                   level,
                   access_read_write_exec,
                   access_read_write_exec,
                   space, addr,
                   space, addr,
                   nr_bytes,
                   nr_bytes,
                   0, /* modulo */
                   0, /* modulo */
                   client,
                   client,
                   NULL);
                   NULL);
}
}
 
 
 
 
static unsigned
static unsigned
dv_core_dma_read_buffer_callback (struct hw *me,
dv_core_dma_read_buffer_callback (struct hw *me,
                                  void *dest,
                                  void *dest,
                                  int space,
                                  int space,
                                  unsigned_word addr,
                                  unsigned_word addr,
                                  unsigned nr_bytes)
                                  unsigned nr_bytes)
{
{
  return sim_core_read_buffer (hw_system (me),
  return sim_core_read_buffer (hw_system (me),
                               NULL, /*CPU*/
                               NULL, /*CPU*/
                               space, /*???*/
                               space, /*???*/
                               dest,
                               dest,
                               addr,
                               addr,
                               nr_bytes);
                               nr_bytes);
}
}
 
 
 
 
static unsigned
static unsigned
dv_core_dma_write_buffer_callback (struct hw *me,
dv_core_dma_write_buffer_callback (struct hw *me,
                                   const void *source,
                                   const void *source,
                                   int space,
                                   int space,
                                   unsigned_word addr,
                                   unsigned_word addr,
                                   unsigned nr_bytes,
                                   unsigned nr_bytes,
                                   int violate_read_only_section)
                                   int violate_read_only_section)
{
{
  return sim_core_write_buffer (hw_system (me),
  return sim_core_write_buffer (hw_system (me),
                                NULL, /*cpu*/
                                NULL, /*cpu*/
                                space, /*???*/
                                space, /*???*/
                                source,
                                source,
                                addr,
                                addr,
                                nr_bytes);
                                nr_bytes);
}
}
 
 
 
 
static void
static void
dv_core_finish (struct hw *me)
dv_core_finish (struct hw *me)
{
{
  set_hw_attach_address (me, dv_core_attach_address_callback);
  set_hw_attach_address (me, dv_core_attach_address_callback);
  set_hw_dma_write_buffer (me, dv_core_dma_write_buffer_callback);
  set_hw_dma_write_buffer (me, dv_core_dma_write_buffer_callback);
  set_hw_dma_read_buffer (me, dv_core_dma_read_buffer_callback);
  set_hw_dma_read_buffer (me, dv_core_dma_read_buffer_callback);
}
}
 
 
const struct hw_descriptor dv_core_descriptor[] = {
const struct hw_descriptor dv_core_descriptor[] = {
  { "core", dv_core_finish, },
  { "core", dv_core_finish, },
  { NULL },
  { NULL },
};
};
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.