/* Semantic operand instances for m32r.
|
/* Semantic operand instances for m32r.
|
|
|
THIS FILE IS MACHINE GENERATED WITH CGEN.
|
THIS FILE IS MACHINE GENERATED WITH CGEN.
|
|
|
Copyright (C) 1996, 1997, 1998, 1999 Free Software Foundation, Inc.
|
Copyright (C) 1996, 1997, 1998, 1999 Free Software Foundation, Inc.
|
|
|
This file is part of the GNU Binutils and/or GDB, the GNU debugger.
|
This file is part of the GNU Binutils and/or GDB, the GNU debugger.
|
|
|
This program is free software; you can redistribute it and/or modify
|
This program is free software; you can redistribute it and/or modify
|
it under the terms of the GNU General Public License as published by
|
it under the terms of the GNU General Public License as published by
|
the Free Software Foundation; either version 2, or (at your option)
|
the Free Software Foundation; either version 2, or (at your option)
|
any later version.
|
any later version.
|
|
|
This program is distributed in the hope that it will be useful,
|
This program is distributed in the hope that it will be useful,
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
GNU General Public License for more details.
|
GNU General Public License for more details.
|
|
|
You should have received a copy of the GNU General Public License along
|
You should have received a copy of the GNU General Public License along
|
with this program; if not, write to the Free Software Foundation, Inc.,
|
with this program; if not, write to the Free Software Foundation, Inc.,
|
59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
|
59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
|
|
|
*/
|
*/
|
|
|
#include "sysdep.h"
|
#include "sysdep.h"
|
#include "ansidecl.h"
|
#include "ansidecl.h"
|
#include "bfd.h"
|
#include "bfd.h"
|
#include "symcat.h"
|
#include "symcat.h"
|
#include "m32r-desc.h"
|
#include "m32r-desc.h"
|
#include "m32r-opc.h"
|
#include "m32r-opc.h"
|
|
|
/* Operand references. */
|
/* Operand references. */
|
|
|
#define INPUT CGEN_OPINST_INPUT
|
#define INPUT CGEN_OPINST_INPUT
|
#define OUTPUT CGEN_OPINST_OUTPUT
|
#define OUTPUT CGEN_OPINST_OUTPUT
|
#define END CGEN_OPINST_END
|
#define END CGEN_OPINST_END
|
#define COND_REF CGEN_OPINST_COND_REF
|
#define COND_REF CGEN_OPINST_COND_REF
|
#define OP_ENT(op) CONCAT2 (M32R_OPERAND_,op)
|
#define OP_ENT(op) CONCAT2 (M32R_OPERAND_,op)
|
|
|
static const CGEN_OPINST sfmt_empty_ops[] = {
|
static const CGEN_OPINST sfmt_empty_ops[] = {
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_add_ops[] = {
|
static const CGEN_OPINST sfmt_add_ops[] = {
|
{ INPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ INPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ INPUT, "sr", HW_H_GR, CGEN_MODE_SI, OP_ENT (SR), 0, 0 },
|
{ INPUT, "sr", HW_H_GR, CGEN_MODE_SI, OP_ENT (SR), 0, 0 },
|
{ OUTPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ OUTPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_add3_ops[] = {
|
static const CGEN_OPINST sfmt_add3_ops[] = {
|
{ INPUT, "slo16", HW_H_SLO16, CGEN_MODE_INT, OP_ENT (SLO16), 0, 0 },
|
{ INPUT, "slo16", HW_H_SLO16, CGEN_MODE_INT, OP_ENT (SLO16), 0, 0 },
|
{ INPUT, "sr", HW_H_GR, CGEN_MODE_SI, OP_ENT (SR), 0, 0 },
|
{ INPUT, "sr", HW_H_GR, CGEN_MODE_SI, OP_ENT (SR), 0, 0 },
|
{ OUTPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ OUTPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_and3_ops[] = {
|
static const CGEN_OPINST sfmt_and3_ops[] = {
|
{ INPUT, "sr", HW_H_GR, CGEN_MODE_SI, OP_ENT (SR), 0, 0 },
|
{ INPUT, "sr", HW_H_GR, CGEN_MODE_SI, OP_ENT (SR), 0, 0 },
|
{ INPUT, "uimm16", HW_H_UINT, CGEN_MODE_UINT, OP_ENT (UIMM16), 0, 0 },
|
{ INPUT, "uimm16", HW_H_UINT, CGEN_MODE_UINT, OP_ENT (UIMM16), 0, 0 },
|
{ OUTPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ OUTPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_or3_ops[] = {
|
static const CGEN_OPINST sfmt_or3_ops[] = {
|
{ INPUT, "sr", HW_H_GR, CGEN_MODE_SI, OP_ENT (SR), 0, 0 },
|
{ INPUT, "sr", HW_H_GR, CGEN_MODE_SI, OP_ENT (SR), 0, 0 },
|
{ INPUT, "ulo16", HW_H_ULO16, CGEN_MODE_UINT, OP_ENT (ULO16), 0, 0 },
|
{ INPUT, "ulo16", HW_H_ULO16, CGEN_MODE_UINT, OP_ENT (ULO16), 0, 0 },
|
{ OUTPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ OUTPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_addi_ops[] = {
|
static const CGEN_OPINST sfmt_addi_ops[] = {
|
{ INPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ INPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ INPUT, "simm8", HW_H_SINT, CGEN_MODE_INT, OP_ENT (SIMM8), 0, 0 },
|
{ INPUT, "simm8", HW_H_SINT, CGEN_MODE_INT, OP_ENT (SIMM8), 0, 0 },
|
{ OUTPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ OUTPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_addv_ops[] = {
|
static const CGEN_OPINST sfmt_addv_ops[] = {
|
{ INPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ INPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ INPUT, "sr", HW_H_GR, CGEN_MODE_SI, OP_ENT (SR), 0, 0 },
|
{ INPUT, "sr", HW_H_GR, CGEN_MODE_SI, OP_ENT (SR), 0, 0 },
|
{ OUTPUT, "condbit", HW_H_COND, CGEN_MODE_BI, 0, 0, 0 },
|
{ OUTPUT, "condbit", HW_H_COND, CGEN_MODE_BI, 0, 0, 0 },
|
{ OUTPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ OUTPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_addv3_ops[] = {
|
static const CGEN_OPINST sfmt_addv3_ops[] = {
|
{ INPUT, "simm16", HW_H_SINT, CGEN_MODE_INT, OP_ENT (SIMM16), 0, 0 },
|
{ INPUT, "simm16", HW_H_SINT, CGEN_MODE_INT, OP_ENT (SIMM16), 0, 0 },
|
{ INPUT, "sr", HW_H_GR, CGEN_MODE_SI, OP_ENT (SR), 0, 0 },
|
{ INPUT, "sr", HW_H_GR, CGEN_MODE_SI, OP_ENT (SR), 0, 0 },
|
{ OUTPUT, "condbit", HW_H_COND, CGEN_MODE_BI, 0, 0, 0 },
|
{ OUTPUT, "condbit", HW_H_COND, CGEN_MODE_BI, 0, 0, 0 },
|
{ OUTPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ OUTPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_addx_ops[] = {
|
static const CGEN_OPINST sfmt_addx_ops[] = {
|
{ INPUT, "condbit", HW_H_COND, CGEN_MODE_BI, 0, 0, 0 },
|
{ INPUT, "condbit", HW_H_COND, CGEN_MODE_BI, 0, 0, 0 },
|
{ INPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ INPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ INPUT, "sr", HW_H_GR, CGEN_MODE_SI, OP_ENT (SR), 0, 0 },
|
{ INPUT, "sr", HW_H_GR, CGEN_MODE_SI, OP_ENT (SR), 0, 0 },
|
{ OUTPUT, "condbit", HW_H_COND, CGEN_MODE_BI, 0, 0, 0 },
|
{ OUTPUT, "condbit", HW_H_COND, CGEN_MODE_BI, 0, 0, 0 },
|
{ OUTPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ OUTPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_bc8_ops[] = {
|
static const CGEN_OPINST sfmt_bc8_ops[] = {
|
{ INPUT, "condbit", HW_H_COND, CGEN_MODE_BI, 0, 0, 0 },
|
{ INPUT, "condbit", HW_H_COND, CGEN_MODE_BI, 0, 0, 0 },
|
{ INPUT, "disp8", HW_H_IADDR, CGEN_MODE_USI, OP_ENT (DISP8), 0, COND_REF },
|
{ INPUT, "disp8", HW_H_IADDR, CGEN_MODE_USI, OP_ENT (DISP8), 0, COND_REF },
|
{ OUTPUT, "pc", HW_H_PC, CGEN_MODE_USI, 0, 0, COND_REF },
|
{ OUTPUT, "pc", HW_H_PC, CGEN_MODE_USI, 0, 0, COND_REF },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_bc24_ops[] = {
|
static const CGEN_OPINST sfmt_bc24_ops[] = {
|
{ INPUT, "condbit", HW_H_COND, CGEN_MODE_BI, 0, 0, 0 },
|
{ INPUT, "condbit", HW_H_COND, CGEN_MODE_BI, 0, 0, 0 },
|
{ INPUT, "disp24", HW_H_IADDR, CGEN_MODE_USI, OP_ENT (DISP24), 0, COND_REF },
|
{ INPUT, "disp24", HW_H_IADDR, CGEN_MODE_USI, OP_ENT (DISP24), 0, COND_REF },
|
{ OUTPUT, "pc", HW_H_PC, CGEN_MODE_USI, 0, 0, COND_REF },
|
{ OUTPUT, "pc", HW_H_PC, CGEN_MODE_USI, 0, 0, COND_REF },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_beq_ops[] = {
|
static const CGEN_OPINST sfmt_beq_ops[] = {
|
{ INPUT, "disp16", HW_H_IADDR, CGEN_MODE_USI, OP_ENT (DISP16), 0, COND_REF },
|
{ INPUT, "disp16", HW_H_IADDR, CGEN_MODE_USI, OP_ENT (DISP16), 0, COND_REF },
|
{ INPUT, "src1", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC1), 0, 0 },
|
{ INPUT, "src1", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC1), 0, 0 },
|
{ INPUT, "src2", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC2), 0, 0 },
|
{ INPUT, "src2", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC2), 0, 0 },
|
{ OUTPUT, "pc", HW_H_PC, CGEN_MODE_USI, 0, 0, COND_REF },
|
{ OUTPUT, "pc", HW_H_PC, CGEN_MODE_USI, 0, 0, COND_REF },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_beqz_ops[] = {
|
static const CGEN_OPINST sfmt_beqz_ops[] = {
|
{ INPUT, "disp16", HW_H_IADDR, CGEN_MODE_USI, OP_ENT (DISP16), 0, COND_REF },
|
{ INPUT, "disp16", HW_H_IADDR, CGEN_MODE_USI, OP_ENT (DISP16), 0, COND_REF },
|
{ INPUT, "src2", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC2), 0, 0 },
|
{ INPUT, "src2", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC2), 0, 0 },
|
{ OUTPUT, "pc", HW_H_PC, CGEN_MODE_USI, 0, 0, COND_REF },
|
{ OUTPUT, "pc", HW_H_PC, CGEN_MODE_USI, 0, 0, COND_REF },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_bl8_ops[] = {
|
static const CGEN_OPINST sfmt_bl8_ops[] = {
|
{ INPUT, "disp8", HW_H_IADDR, CGEN_MODE_USI, OP_ENT (DISP8), 0, 0 },
|
{ INPUT, "disp8", HW_H_IADDR, CGEN_MODE_USI, OP_ENT (DISP8), 0, 0 },
|
{ INPUT, "pc", HW_H_PC, CGEN_MODE_USI, 0, 0, 0 },
|
{ INPUT, "pc", HW_H_PC, CGEN_MODE_USI, 0, 0, 0 },
|
{ OUTPUT, "h_gr_14", HW_H_GR, CGEN_MODE_SI, 0, 14, 0 },
|
{ OUTPUT, "h_gr_14", HW_H_GR, CGEN_MODE_SI, 0, 14, 0 },
|
{ OUTPUT, "pc", HW_H_PC, CGEN_MODE_USI, 0, 0, 0 },
|
{ OUTPUT, "pc", HW_H_PC, CGEN_MODE_USI, 0, 0, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_bl24_ops[] = {
|
static const CGEN_OPINST sfmt_bl24_ops[] = {
|
{ INPUT, "disp24", HW_H_IADDR, CGEN_MODE_USI, OP_ENT (DISP24), 0, 0 },
|
{ INPUT, "disp24", HW_H_IADDR, CGEN_MODE_USI, OP_ENT (DISP24), 0, 0 },
|
{ INPUT, "pc", HW_H_PC, CGEN_MODE_USI, 0, 0, 0 },
|
{ INPUT, "pc", HW_H_PC, CGEN_MODE_USI, 0, 0, 0 },
|
{ OUTPUT, "h_gr_14", HW_H_GR, CGEN_MODE_SI, 0, 14, 0 },
|
{ OUTPUT, "h_gr_14", HW_H_GR, CGEN_MODE_SI, 0, 14, 0 },
|
{ OUTPUT, "pc", HW_H_PC, CGEN_MODE_USI, 0, 0, 0 },
|
{ OUTPUT, "pc", HW_H_PC, CGEN_MODE_USI, 0, 0, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_bcl8_ops[] = {
|
static const CGEN_OPINST sfmt_bcl8_ops[] = {
|
{ INPUT, "condbit", HW_H_COND, CGEN_MODE_BI, 0, 0, 0 },
|
{ INPUT, "condbit", HW_H_COND, CGEN_MODE_BI, 0, 0, 0 },
|
{ INPUT, "disp8", HW_H_IADDR, CGEN_MODE_USI, OP_ENT (DISP8), 0, COND_REF },
|
{ INPUT, "disp8", HW_H_IADDR, CGEN_MODE_USI, OP_ENT (DISP8), 0, COND_REF },
|
{ INPUT, "pc", HW_H_PC, CGEN_MODE_USI, 0, 0, COND_REF },
|
{ INPUT, "pc", HW_H_PC, CGEN_MODE_USI, 0, 0, COND_REF },
|
{ OUTPUT, "h_gr_14", HW_H_GR, CGEN_MODE_SI, 0, 14, COND_REF },
|
{ OUTPUT, "h_gr_14", HW_H_GR, CGEN_MODE_SI, 0, 14, COND_REF },
|
{ OUTPUT, "pc", HW_H_PC, CGEN_MODE_USI, 0, 0, COND_REF },
|
{ OUTPUT, "pc", HW_H_PC, CGEN_MODE_USI, 0, 0, COND_REF },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_bcl24_ops[] = {
|
static const CGEN_OPINST sfmt_bcl24_ops[] = {
|
{ INPUT, "condbit", HW_H_COND, CGEN_MODE_BI, 0, 0, 0 },
|
{ INPUT, "condbit", HW_H_COND, CGEN_MODE_BI, 0, 0, 0 },
|
{ INPUT, "disp24", HW_H_IADDR, CGEN_MODE_USI, OP_ENT (DISP24), 0, COND_REF },
|
{ INPUT, "disp24", HW_H_IADDR, CGEN_MODE_USI, OP_ENT (DISP24), 0, COND_REF },
|
{ INPUT, "pc", HW_H_PC, CGEN_MODE_USI, 0, 0, COND_REF },
|
{ INPUT, "pc", HW_H_PC, CGEN_MODE_USI, 0, 0, COND_REF },
|
{ OUTPUT, "h_gr_14", HW_H_GR, CGEN_MODE_SI, 0, 14, COND_REF },
|
{ OUTPUT, "h_gr_14", HW_H_GR, CGEN_MODE_SI, 0, 14, COND_REF },
|
{ OUTPUT, "pc", HW_H_PC, CGEN_MODE_USI, 0, 0, COND_REF },
|
{ OUTPUT, "pc", HW_H_PC, CGEN_MODE_USI, 0, 0, COND_REF },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_bra8_ops[] = {
|
static const CGEN_OPINST sfmt_bra8_ops[] = {
|
{ INPUT, "disp8", HW_H_IADDR, CGEN_MODE_USI, OP_ENT (DISP8), 0, 0 },
|
{ INPUT, "disp8", HW_H_IADDR, CGEN_MODE_USI, OP_ENT (DISP8), 0, 0 },
|
{ OUTPUT, "pc", HW_H_PC, CGEN_MODE_USI, 0, 0, 0 },
|
{ OUTPUT, "pc", HW_H_PC, CGEN_MODE_USI, 0, 0, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_bra24_ops[] = {
|
static const CGEN_OPINST sfmt_bra24_ops[] = {
|
{ INPUT, "disp24", HW_H_IADDR, CGEN_MODE_USI, OP_ENT (DISP24), 0, 0 },
|
{ INPUT, "disp24", HW_H_IADDR, CGEN_MODE_USI, OP_ENT (DISP24), 0, 0 },
|
{ OUTPUT, "pc", HW_H_PC, CGEN_MODE_USI, 0, 0, 0 },
|
{ OUTPUT, "pc", HW_H_PC, CGEN_MODE_USI, 0, 0, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_cmp_ops[] = {
|
static const CGEN_OPINST sfmt_cmp_ops[] = {
|
{ INPUT, "src1", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC1), 0, 0 },
|
{ INPUT, "src1", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC1), 0, 0 },
|
{ INPUT, "src2", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC2), 0, 0 },
|
{ INPUT, "src2", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC2), 0, 0 },
|
{ OUTPUT, "condbit", HW_H_COND, CGEN_MODE_BI, 0, 0, 0 },
|
{ OUTPUT, "condbit", HW_H_COND, CGEN_MODE_BI, 0, 0, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_cmpi_ops[] = {
|
static const CGEN_OPINST sfmt_cmpi_ops[] = {
|
{ INPUT, "simm16", HW_H_SINT, CGEN_MODE_INT, OP_ENT (SIMM16), 0, 0 },
|
{ INPUT, "simm16", HW_H_SINT, CGEN_MODE_INT, OP_ENT (SIMM16), 0, 0 },
|
{ INPUT, "src2", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC2), 0, 0 },
|
{ INPUT, "src2", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC2), 0, 0 },
|
{ OUTPUT, "condbit", HW_H_COND, CGEN_MODE_BI, 0, 0, 0 },
|
{ OUTPUT, "condbit", HW_H_COND, CGEN_MODE_BI, 0, 0, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_cmpz_ops[] = {
|
static const CGEN_OPINST sfmt_cmpz_ops[] = {
|
{ INPUT, "src2", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC2), 0, 0 },
|
{ INPUT, "src2", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC2), 0, 0 },
|
{ OUTPUT, "condbit", HW_H_COND, CGEN_MODE_BI, 0, 0, 0 },
|
{ OUTPUT, "condbit", HW_H_COND, CGEN_MODE_BI, 0, 0, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_div_ops[] = {
|
static const CGEN_OPINST sfmt_div_ops[] = {
|
{ INPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, COND_REF },
|
{ INPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, COND_REF },
|
{ INPUT, "sr", HW_H_GR, CGEN_MODE_SI, OP_ENT (SR), 0, 0 },
|
{ INPUT, "sr", HW_H_GR, CGEN_MODE_SI, OP_ENT (SR), 0, 0 },
|
{ OUTPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, COND_REF },
|
{ OUTPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, COND_REF },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_jc_ops[] = {
|
static const CGEN_OPINST sfmt_jc_ops[] = {
|
{ INPUT, "condbit", HW_H_COND, CGEN_MODE_BI, 0, 0, 0 },
|
{ INPUT, "condbit", HW_H_COND, CGEN_MODE_BI, 0, 0, 0 },
|
{ INPUT, "sr", HW_H_GR, CGEN_MODE_SI, OP_ENT (SR), 0, COND_REF },
|
{ INPUT, "sr", HW_H_GR, CGEN_MODE_SI, OP_ENT (SR), 0, COND_REF },
|
{ OUTPUT, "pc", HW_H_PC, CGEN_MODE_USI, 0, 0, COND_REF },
|
{ OUTPUT, "pc", HW_H_PC, CGEN_MODE_USI, 0, 0, COND_REF },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_jl_ops[] = {
|
static const CGEN_OPINST sfmt_jl_ops[] = {
|
{ INPUT, "pc", HW_H_PC, CGEN_MODE_USI, 0, 0, 0 },
|
{ INPUT, "pc", HW_H_PC, CGEN_MODE_USI, 0, 0, 0 },
|
{ INPUT, "sr", HW_H_GR, CGEN_MODE_SI, OP_ENT (SR), 0, 0 },
|
{ INPUT, "sr", HW_H_GR, CGEN_MODE_SI, OP_ENT (SR), 0, 0 },
|
{ OUTPUT, "h_gr_14", HW_H_GR, CGEN_MODE_SI, 0, 14, 0 },
|
{ OUTPUT, "h_gr_14", HW_H_GR, CGEN_MODE_SI, 0, 14, 0 },
|
{ OUTPUT, "pc", HW_H_PC, CGEN_MODE_USI, 0, 0, 0 },
|
{ OUTPUT, "pc", HW_H_PC, CGEN_MODE_USI, 0, 0, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_jmp_ops[] = {
|
static const CGEN_OPINST sfmt_jmp_ops[] = {
|
{ INPUT, "sr", HW_H_GR, CGEN_MODE_SI, OP_ENT (SR), 0, 0 },
|
{ INPUT, "sr", HW_H_GR, CGEN_MODE_SI, OP_ENT (SR), 0, 0 },
|
{ OUTPUT, "pc", HW_H_PC, CGEN_MODE_USI, 0, 0, 0 },
|
{ OUTPUT, "pc", HW_H_PC, CGEN_MODE_USI, 0, 0, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_ld_ops[] = {
|
static const CGEN_OPINST sfmt_ld_ops[] = {
|
{ INPUT, "h_memory_sr", HW_H_MEMORY, CGEN_MODE_SI, 0, 0, 0 },
|
{ INPUT, "h_memory_sr", HW_H_MEMORY, CGEN_MODE_SI, 0, 0, 0 },
|
{ INPUT, "sr", HW_H_GR, CGEN_MODE_USI, OP_ENT (SR), 0, 0 },
|
{ INPUT, "sr", HW_H_GR, CGEN_MODE_USI, OP_ENT (SR), 0, 0 },
|
{ OUTPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ OUTPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_ld_d_ops[] = {
|
static const CGEN_OPINST sfmt_ld_d_ops[] = {
|
{ INPUT, "h_memory_add__DFLT_sr_slo16", HW_H_MEMORY, CGEN_MODE_SI, 0, 0, 0 },
|
{ INPUT, "h_memory_add__DFLT_sr_slo16", HW_H_MEMORY, CGEN_MODE_SI, 0, 0, 0 },
|
{ INPUT, "slo16", HW_H_SLO16, CGEN_MODE_INT, OP_ENT (SLO16), 0, 0 },
|
{ INPUT, "slo16", HW_H_SLO16, CGEN_MODE_INT, OP_ENT (SLO16), 0, 0 },
|
{ INPUT, "sr", HW_H_GR, CGEN_MODE_SI, OP_ENT (SR), 0, 0 },
|
{ INPUT, "sr", HW_H_GR, CGEN_MODE_SI, OP_ENT (SR), 0, 0 },
|
{ OUTPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ OUTPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_ld_plus_ops[] = {
|
static const CGEN_OPINST sfmt_ld_plus_ops[] = {
|
{ INPUT, "h_memory_sr", HW_H_MEMORY, CGEN_MODE_SI, 0, 0, 0 },
|
{ INPUT, "h_memory_sr", HW_H_MEMORY, CGEN_MODE_SI, 0, 0, 0 },
|
{ INPUT, "sr", HW_H_GR, CGEN_MODE_USI, OP_ENT (SR), 0, 0 },
|
{ INPUT, "sr", HW_H_GR, CGEN_MODE_USI, OP_ENT (SR), 0, 0 },
|
{ OUTPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ OUTPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ OUTPUT, "sr", HW_H_GR, CGEN_MODE_SI, OP_ENT (SR), 0, 0 },
|
{ OUTPUT, "sr", HW_H_GR, CGEN_MODE_SI, OP_ENT (SR), 0, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_ld24_ops[] = {
|
static const CGEN_OPINST sfmt_ld24_ops[] = {
|
{ INPUT, "uimm24", HW_H_ADDR, CGEN_MODE_USI, OP_ENT (UIMM24), 0, 0 },
|
{ INPUT, "uimm24", HW_H_ADDR, CGEN_MODE_USI, OP_ENT (UIMM24), 0, 0 },
|
{ OUTPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ OUTPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_ldi8_ops[] = {
|
static const CGEN_OPINST sfmt_ldi8_ops[] = {
|
{ INPUT, "simm8", HW_H_SINT, CGEN_MODE_INT, OP_ENT (SIMM8), 0, 0 },
|
{ INPUT, "simm8", HW_H_SINT, CGEN_MODE_INT, OP_ENT (SIMM8), 0, 0 },
|
{ OUTPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ OUTPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_ldi16_ops[] = {
|
static const CGEN_OPINST sfmt_ldi16_ops[] = {
|
{ INPUT, "slo16", HW_H_SLO16, CGEN_MODE_INT, OP_ENT (SLO16), 0, 0 },
|
{ INPUT, "slo16", HW_H_SLO16, CGEN_MODE_INT, OP_ENT (SLO16), 0, 0 },
|
{ OUTPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ OUTPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_lock_ops[] = {
|
static const CGEN_OPINST sfmt_lock_ops[] = {
|
{ INPUT, "h_memory_sr", HW_H_MEMORY, CGEN_MODE_SI, 0, 0, 0 },
|
{ INPUT, "h_memory_sr", HW_H_MEMORY, CGEN_MODE_SI, 0, 0, 0 },
|
{ INPUT, "sr", HW_H_GR, CGEN_MODE_USI, OP_ENT (SR), 0, 0 },
|
{ INPUT, "sr", HW_H_GR, CGEN_MODE_USI, OP_ENT (SR), 0, 0 },
|
{ OUTPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ OUTPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ OUTPUT, "h_lock", HW_H_LOCK, CGEN_MODE_BI, 0, 0, 0 },
|
{ OUTPUT, "h_lock", HW_H_LOCK, CGEN_MODE_BI, 0, 0, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_machi_ops[] = {
|
static const CGEN_OPINST sfmt_machi_ops[] = {
|
{ INPUT, "accum", HW_H_ACCUM, CGEN_MODE_DI, 0, 0, 0 },
|
{ INPUT, "accum", HW_H_ACCUM, CGEN_MODE_DI, 0, 0, 0 },
|
{ INPUT, "src1", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC1), 0, 0 },
|
{ INPUT, "src1", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC1), 0, 0 },
|
{ INPUT, "src2", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC2), 0, 0 },
|
{ INPUT, "src2", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC2), 0, 0 },
|
{ OUTPUT, "accum", HW_H_ACCUM, CGEN_MODE_DI, 0, 0, 0 },
|
{ OUTPUT, "accum", HW_H_ACCUM, CGEN_MODE_DI, 0, 0, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_machi_a_ops[] = {
|
static const CGEN_OPINST sfmt_machi_a_ops[] = {
|
{ INPUT, "acc", HW_H_ACCUMS, CGEN_MODE_DI, OP_ENT (ACC), 0, 0 },
|
{ INPUT, "acc", HW_H_ACCUMS, CGEN_MODE_DI, OP_ENT (ACC), 0, 0 },
|
{ INPUT, "src1", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC1), 0, 0 },
|
{ INPUT, "src1", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC1), 0, 0 },
|
{ INPUT, "src2", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC2), 0, 0 },
|
{ INPUT, "src2", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC2), 0, 0 },
|
{ OUTPUT, "acc", HW_H_ACCUMS, CGEN_MODE_DI, OP_ENT (ACC), 0, 0 },
|
{ OUTPUT, "acc", HW_H_ACCUMS, CGEN_MODE_DI, OP_ENT (ACC), 0, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_mulhi_ops[] = {
|
static const CGEN_OPINST sfmt_mulhi_ops[] = {
|
{ INPUT, "src1", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC1), 0, 0 },
|
{ INPUT, "src1", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC1), 0, 0 },
|
{ INPUT, "src2", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC2), 0, 0 },
|
{ INPUT, "src2", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC2), 0, 0 },
|
{ OUTPUT, "accum", HW_H_ACCUM, CGEN_MODE_DI, 0, 0, 0 },
|
{ OUTPUT, "accum", HW_H_ACCUM, CGEN_MODE_DI, 0, 0, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_mulhi_a_ops[] = {
|
static const CGEN_OPINST sfmt_mulhi_a_ops[] = {
|
{ INPUT, "src1", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC1), 0, 0 },
|
{ INPUT, "src1", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC1), 0, 0 },
|
{ INPUT, "src2", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC2), 0, 0 },
|
{ INPUT, "src2", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC2), 0, 0 },
|
{ OUTPUT, "acc", HW_H_ACCUMS, CGEN_MODE_DI, OP_ENT (ACC), 0, 0 },
|
{ OUTPUT, "acc", HW_H_ACCUMS, CGEN_MODE_DI, OP_ENT (ACC), 0, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_mv_ops[] = {
|
static const CGEN_OPINST sfmt_mv_ops[] = {
|
{ INPUT, "sr", HW_H_GR, CGEN_MODE_SI, OP_ENT (SR), 0, 0 },
|
{ INPUT, "sr", HW_H_GR, CGEN_MODE_SI, OP_ENT (SR), 0, 0 },
|
{ OUTPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ OUTPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_mvfachi_ops[] = {
|
static const CGEN_OPINST sfmt_mvfachi_ops[] = {
|
{ INPUT, "accum", HW_H_ACCUM, CGEN_MODE_DI, 0, 0, 0 },
|
{ INPUT, "accum", HW_H_ACCUM, CGEN_MODE_DI, 0, 0, 0 },
|
{ OUTPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ OUTPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_mvfachi_a_ops[] = {
|
static const CGEN_OPINST sfmt_mvfachi_a_ops[] = {
|
{ INPUT, "accs", HW_H_ACCUMS, CGEN_MODE_DI, OP_ENT (ACCS), 0, 0 },
|
{ INPUT, "accs", HW_H_ACCUMS, CGEN_MODE_DI, OP_ENT (ACCS), 0, 0 },
|
{ OUTPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ OUTPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_mvfc_ops[] = {
|
static const CGEN_OPINST sfmt_mvfc_ops[] = {
|
{ INPUT, "scr", HW_H_CR, CGEN_MODE_USI, OP_ENT (SCR), 0, 0 },
|
{ INPUT, "scr", HW_H_CR, CGEN_MODE_USI, OP_ENT (SCR), 0, 0 },
|
{ OUTPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ OUTPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_mvtachi_ops[] = {
|
static const CGEN_OPINST sfmt_mvtachi_ops[] = {
|
{ INPUT, "accum", HW_H_ACCUM, CGEN_MODE_DI, 0, 0, 0 },
|
{ INPUT, "accum", HW_H_ACCUM, CGEN_MODE_DI, 0, 0, 0 },
|
{ INPUT, "src1", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC1), 0, 0 },
|
{ INPUT, "src1", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC1), 0, 0 },
|
{ OUTPUT, "accum", HW_H_ACCUM, CGEN_MODE_DI, 0, 0, 0 },
|
{ OUTPUT, "accum", HW_H_ACCUM, CGEN_MODE_DI, 0, 0, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_mvtachi_a_ops[] = {
|
static const CGEN_OPINST sfmt_mvtachi_a_ops[] = {
|
{ INPUT, "accs", HW_H_ACCUMS, CGEN_MODE_DI, OP_ENT (ACCS), 0, 0 },
|
{ INPUT, "accs", HW_H_ACCUMS, CGEN_MODE_DI, OP_ENT (ACCS), 0, 0 },
|
{ INPUT, "src1", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC1), 0, 0 },
|
{ INPUT, "src1", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC1), 0, 0 },
|
{ OUTPUT, "accs", HW_H_ACCUMS, CGEN_MODE_DI, OP_ENT (ACCS), 0, 0 },
|
{ OUTPUT, "accs", HW_H_ACCUMS, CGEN_MODE_DI, OP_ENT (ACCS), 0, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_mvtc_ops[] = {
|
static const CGEN_OPINST sfmt_mvtc_ops[] = {
|
{ INPUT, "sr", HW_H_GR, CGEN_MODE_SI, OP_ENT (SR), 0, 0 },
|
{ INPUT, "sr", HW_H_GR, CGEN_MODE_SI, OP_ENT (SR), 0, 0 },
|
{ OUTPUT, "dcr", HW_H_CR, CGEN_MODE_USI, OP_ENT (DCR), 0, 0 },
|
{ OUTPUT, "dcr", HW_H_CR, CGEN_MODE_USI, OP_ENT (DCR), 0, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_nop_ops[] = {
|
static const CGEN_OPINST sfmt_nop_ops[] = {
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_rac_ops[] = {
|
static const CGEN_OPINST sfmt_rac_ops[] = {
|
{ INPUT, "accum", HW_H_ACCUM, CGEN_MODE_DI, 0, 0, 0 },
|
{ INPUT, "accum", HW_H_ACCUM, CGEN_MODE_DI, 0, 0, 0 },
|
{ OUTPUT, "accum", HW_H_ACCUM, CGEN_MODE_DI, 0, 0, 0 },
|
{ OUTPUT, "accum", HW_H_ACCUM, CGEN_MODE_DI, 0, 0, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_rac_dsi_ops[] = {
|
static const CGEN_OPINST sfmt_rac_dsi_ops[] = {
|
{ INPUT, "accs", HW_H_ACCUMS, CGEN_MODE_DI, OP_ENT (ACCS), 0, 0 },
|
{ INPUT, "accs", HW_H_ACCUMS, CGEN_MODE_DI, OP_ENT (ACCS), 0, 0 },
|
{ INPUT, "imm1", HW_H_UINT, CGEN_MODE_INT, OP_ENT (IMM1), 0, 0 },
|
{ INPUT, "imm1", HW_H_UINT, CGEN_MODE_INT, OP_ENT (IMM1), 0, 0 },
|
{ OUTPUT, "accd", HW_H_ACCUMS, CGEN_MODE_DI, OP_ENT (ACCD), 0, 0 },
|
{ OUTPUT, "accd", HW_H_ACCUMS, CGEN_MODE_DI, OP_ENT (ACCD), 0, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_rte_ops[] = {
|
static const CGEN_OPINST sfmt_rte_ops[] = {
|
{ INPUT, "h_bbpsw", HW_H_BBPSW, CGEN_MODE_UQI, 0, 0, 0 },
|
{ INPUT, "h_bbpsw", HW_H_BBPSW, CGEN_MODE_UQI, 0, 0, 0 },
|
{ INPUT, "h_bpsw", HW_H_BPSW, CGEN_MODE_UQI, 0, 0, 0 },
|
{ INPUT, "h_bpsw", HW_H_BPSW, CGEN_MODE_UQI, 0, 0, 0 },
|
{ INPUT, "h_cr_14", HW_H_CR, CGEN_MODE_USI, 0, 14, 0 },
|
{ INPUT, "h_cr_14", HW_H_CR, CGEN_MODE_USI, 0, 14, 0 },
|
{ INPUT, "h_cr_6", HW_H_CR, CGEN_MODE_USI, 0, 6, 0 },
|
{ INPUT, "h_cr_6", HW_H_CR, CGEN_MODE_USI, 0, 6, 0 },
|
{ OUTPUT, "h_bpsw", HW_H_BPSW, CGEN_MODE_UQI, 0, 0, 0 },
|
{ OUTPUT, "h_bpsw", HW_H_BPSW, CGEN_MODE_UQI, 0, 0, 0 },
|
{ OUTPUT, "h_cr_6", HW_H_CR, CGEN_MODE_USI, 0, 6, 0 },
|
{ OUTPUT, "h_cr_6", HW_H_CR, CGEN_MODE_USI, 0, 6, 0 },
|
{ OUTPUT, "h_psw", HW_H_PSW, CGEN_MODE_UQI, 0, 0, 0 },
|
{ OUTPUT, "h_psw", HW_H_PSW, CGEN_MODE_UQI, 0, 0, 0 },
|
{ OUTPUT, "pc", HW_H_PC, CGEN_MODE_USI, 0, 0, 0 },
|
{ OUTPUT, "pc", HW_H_PC, CGEN_MODE_USI, 0, 0, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_seth_ops[] = {
|
static const CGEN_OPINST sfmt_seth_ops[] = {
|
{ INPUT, "hi16", HW_H_HI16, CGEN_MODE_SI, OP_ENT (HI16), 0, 0 },
|
{ INPUT, "hi16", HW_H_HI16, CGEN_MODE_SI, OP_ENT (HI16), 0, 0 },
|
{ OUTPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ OUTPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_sll3_ops[] = {
|
static const CGEN_OPINST sfmt_sll3_ops[] = {
|
{ INPUT, "simm16", HW_H_SINT, CGEN_MODE_SI, OP_ENT (SIMM16), 0, 0 },
|
{ INPUT, "simm16", HW_H_SINT, CGEN_MODE_SI, OP_ENT (SIMM16), 0, 0 },
|
{ INPUT, "sr", HW_H_GR, CGEN_MODE_SI, OP_ENT (SR), 0, 0 },
|
{ INPUT, "sr", HW_H_GR, CGEN_MODE_SI, OP_ENT (SR), 0, 0 },
|
{ OUTPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ OUTPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_slli_ops[] = {
|
static const CGEN_OPINST sfmt_slli_ops[] = {
|
{ INPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ INPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ INPUT, "uimm5", HW_H_UINT, CGEN_MODE_INT, OP_ENT (UIMM5), 0, 0 },
|
{ INPUT, "uimm5", HW_H_UINT, CGEN_MODE_INT, OP_ENT (UIMM5), 0, 0 },
|
{ OUTPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ OUTPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_st_ops[] = {
|
static const CGEN_OPINST sfmt_st_ops[] = {
|
{ INPUT, "src1", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC1), 0, 0 },
|
{ INPUT, "src1", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC1), 0, 0 },
|
{ INPUT, "src2", HW_H_GR, CGEN_MODE_USI, OP_ENT (SRC2), 0, 0 },
|
{ INPUT, "src2", HW_H_GR, CGEN_MODE_USI, OP_ENT (SRC2), 0, 0 },
|
{ OUTPUT, "h_memory_src2", HW_H_MEMORY, CGEN_MODE_SI, 0, 0, 0 },
|
{ OUTPUT, "h_memory_src2", HW_H_MEMORY, CGEN_MODE_SI, 0, 0, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_st_d_ops[] = {
|
static const CGEN_OPINST sfmt_st_d_ops[] = {
|
{ INPUT, "slo16", HW_H_SLO16, CGEN_MODE_INT, OP_ENT (SLO16), 0, 0 },
|
{ INPUT, "slo16", HW_H_SLO16, CGEN_MODE_INT, OP_ENT (SLO16), 0, 0 },
|
{ INPUT, "src1", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC1), 0, 0 },
|
{ INPUT, "src1", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC1), 0, 0 },
|
{ INPUT, "src2", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC2), 0, 0 },
|
{ INPUT, "src2", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC2), 0, 0 },
|
{ OUTPUT, "h_memory_add__DFLT_src2_slo16", HW_H_MEMORY, CGEN_MODE_SI, 0, 0, 0 },
|
{ OUTPUT, "h_memory_add__DFLT_src2_slo16", HW_H_MEMORY, CGEN_MODE_SI, 0, 0, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_stb_ops[] = {
|
static const CGEN_OPINST sfmt_stb_ops[] = {
|
{ INPUT, "src1", HW_H_GR, CGEN_MODE_QI, OP_ENT (SRC1), 0, 0 },
|
{ INPUT, "src1", HW_H_GR, CGEN_MODE_QI, OP_ENT (SRC1), 0, 0 },
|
{ INPUT, "src2", HW_H_GR, CGEN_MODE_USI, OP_ENT (SRC2), 0, 0 },
|
{ INPUT, "src2", HW_H_GR, CGEN_MODE_USI, OP_ENT (SRC2), 0, 0 },
|
{ OUTPUT, "h_memory_src2", HW_H_MEMORY, CGEN_MODE_QI, 0, 0, 0 },
|
{ OUTPUT, "h_memory_src2", HW_H_MEMORY, CGEN_MODE_QI, 0, 0, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_stb_d_ops[] = {
|
static const CGEN_OPINST sfmt_stb_d_ops[] = {
|
{ INPUT, "slo16", HW_H_SLO16, CGEN_MODE_INT, OP_ENT (SLO16), 0, 0 },
|
{ INPUT, "slo16", HW_H_SLO16, CGEN_MODE_INT, OP_ENT (SLO16), 0, 0 },
|
{ INPUT, "src1", HW_H_GR, CGEN_MODE_QI, OP_ENT (SRC1), 0, 0 },
|
{ INPUT, "src1", HW_H_GR, CGEN_MODE_QI, OP_ENT (SRC1), 0, 0 },
|
{ INPUT, "src2", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC2), 0, 0 },
|
{ INPUT, "src2", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC2), 0, 0 },
|
{ OUTPUT, "h_memory_add__DFLT_src2_slo16", HW_H_MEMORY, CGEN_MODE_QI, 0, 0, 0 },
|
{ OUTPUT, "h_memory_add__DFLT_src2_slo16", HW_H_MEMORY, CGEN_MODE_QI, 0, 0, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_sth_ops[] = {
|
static const CGEN_OPINST sfmt_sth_ops[] = {
|
{ INPUT, "src1", HW_H_GR, CGEN_MODE_HI, OP_ENT (SRC1), 0, 0 },
|
{ INPUT, "src1", HW_H_GR, CGEN_MODE_HI, OP_ENT (SRC1), 0, 0 },
|
{ INPUT, "src2", HW_H_GR, CGEN_MODE_USI, OP_ENT (SRC2), 0, 0 },
|
{ INPUT, "src2", HW_H_GR, CGEN_MODE_USI, OP_ENT (SRC2), 0, 0 },
|
{ OUTPUT, "h_memory_src2", HW_H_MEMORY, CGEN_MODE_HI, 0, 0, 0 },
|
{ OUTPUT, "h_memory_src2", HW_H_MEMORY, CGEN_MODE_HI, 0, 0, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_sth_d_ops[] = {
|
static const CGEN_OPINST sfmt_sth_d_ops[] = {
|
{ INPUT, "slo16", HW_H_SLO16, CGEN_MODE_INT, OP_ENT (SLO16), 0, 0 },
|
{ INPUT, "slo16", HW_H_SLO16, CGEN_MODE_INT, OP_ENT (SLO16), 0, 0 },
|
{ INPUT, "src1", HW_H_GR, CGEN_MODE_HI, OP_ENT (SRC1), 0, 0 },
|
{ INPUT, "src1", HW_H_GR, CGEN_MODE_HI, OP_ENT (SRC1), 0, 0 },
|
{ INPUT, "src2", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC2), 0, 0 },
|
{ INPUT, "src2", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC2), 0, 0 },
|
{ OUTPUT, "h_memory_add__DFLT_src2_slo16", HW_H_MEMORY, CGEN_MODE_HI, 0, 0, 0 },
|
{ OUTPUT, "h_memory_add__DFLT_src2_slo16", HW_H_MEMORY, CGEN_MODE_HI, 0, 0, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_st_plus_ops[] = {
|
static const CGEN_OPINST sfmt_st_plus_ops[] = {
|
{ INPUT, "src1", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC1), 0, 0 },
|
{ INPUT, "src1", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC1), 0, 0 },
|
{ INPUT, "src2", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC2), 0, 0 },
|
{ INPUT, "src2", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC2), 0, 0 },
|
{ OUTPUT, "h_memory_new_src2", HW_H_MEMORY, CGEN_MODE_SI, 0, 0, 0 },
|
{ OUTPUT, "h_memory_new_src2", HW_H_MEMORY, CGEN_MODE_SI, 0, 0, 0 },
|
{ OUTPUT, "src2", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC2), 0, 0 },
|
{ OUTPUT, "src2", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC2), 0, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_trap_ops[] = {
|
static const CGEN_OPINST sfmt_trap_ops[] = {
|
{ INPUT, "h_bpsw", HW_H_BPSW, CGEN_MODE_UQI, 0, 0, 0 },
|
{ INPUT, "h_bpsw", HW_H_BPSW, CGEN_MODE_UQI, 0, 0, 0 },
|
{ INPUT, "h_cr_6", HW_H_CR, CGEN_MODE_USI, 0, 6, 0 },
|
{ INPUT, "h_cr_6", HW_H_CR, CGEN_MODE_USI, 0, 6, 0 },
|
{ INPUT, "h_psw", HW_H_PSW, CGEN_MODE_UQI, 0, 0, 0 },
|
{ INPUT, "h_psw", HW_H_PSW, CGEN_MODE_UQI, 0, 0, 0 },
|
{ INPUT, "pc", HW_H_PC, CGEN_MODE_USI, 0, 0, 0 },
|
{ INPUT, "pc", HW_H_PC, CGEN_MODE_USI, 0, 0, 0 },
|
{ INPUT, "uimm4", HW_H_UINT, CGEN_MODE_UINT, OP_ENT (UIMM4), 0, 0 },
|
{ INPUT, "uimm4", HW_H_UINT, CGEN_MODE_UINT, OP_ENT (UIMM4), 0, 0 },
|
{ OUTPUT, "h_bbpsw", HW_H_BBPSW, CGEN_MODE_UQI, 0, 0, 0 },
|
{ OUTPUT, "h_bbpsw", HW_H_BBPSW, CGEN_MODE_UQI, 0, 0, 0 },
|
{ OUTPUT, "h_bpsw", HW_H_BPSW, CGEN_MODE_UQI, 0, 0, 0 },
|
{ OUTPUT, "h_bpsw", HW_H_BPSW, CGEN_MODE_UQI, 0, 0, 0 },
|
{ OUTPUT, "h_cr_14", HW_H_CR, CGEN_MODE_USI, 0, 14, 0 },
|
{ OUTPUT, "h_cr_14", HW_H_CR, CGEN_MODE_USI, 0, 14, 0 },
|
{ OUTPUT, "h_cr_6", HW_H_CR, CGEN_MODE_USI, 0, 6, 0 },
|
{ OUTPUT, "h_cr_6", HW_H_CR, CGEN_MODE_USI, 0, 6, 0 },
|
{ OUTPUT, "h_psw", HW_H_PSW, CGEN_MODE_UQI, 0, 0, 0 },
|
{ OUTPUT, "h_psw", HW_H_PSW, CGEN_MODE_UQI, 0, 0, 0 },
|
{ OUTPUT, "pc", HW_H_PC, CGEN_MODE_SI, 0, 0, 0 },
|
{ OUTPUT, "pc", HW_H_PC, CGEN_MODE_SI, 0, 0, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_unlock_ops[] = {
|
static const CGEN_OPINST sfmt_unlock_ops[] = {
|
{ INPUT, "h_lock", HW_H_LOCK, CGEN_MODE_BI, 0, 0, 0 },
|
{ INPUT, "h_lock", HW_H_LOCK, CGEN_MODE_BI, 0, 0, 0 },
|
{ INPUT, "src1", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC1), 0, COND_REF },
|
{ INPUT, "src1", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC1), 0, COND_REF },
|
{ INPUT, "src2", HW_H_GR, CGEN_MODE_USI, OP_ENT (SRC2), 0, COND_REF },
|
{ INPUT, "src2", HW_H_GR, CGEN_MODE_USI, OP_ENT (SRC2), 0, COND_REF },
|
{ OUTPUT, "h_lock", HW_H_LOCK, CGEN_MODE_BI, 0, 0, 0 },
|
{ OUTPUT, "h_lock", HW_H_LOCK, CGEN_MODE_BI, 0, 0, 0 },
|
{ OUTPUT, "h_memory_src2", HW_H_MEMORY, CGEN_MODE_SI, 0, 0, COND_REF },
|
{ OUTPUT, "h_memory_src2", HW_H_MEMORY, CGEN_MODE_SI, 0, 0, COND_REF },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_satb_ops[] = {
|
static const CGEN_OPINST sfmt_satb_ops[] = {
|
{ INPUT, "sr", HW_H_GR, CGEN_MODE_SI, OP_ENT (SR), 0, 0 },
|
{ INPUT, "sr", HW_H_GR, CGEN_MODE_SI, OP_ENT (SR), 0, 0 },
|
{ OUTPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ OUTPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_sat_ops[] = {
|
static const CGEN_OPINST sfmt_sat_ops[] = {
|
{ INPUT, "condbit", HW_H_COND, CGEN_MODE_BI, 0, 0, 0 },
|
{ INPUT, "condbit", HW_H_COND, CGEN_MODE_BI, 0, 0, 0 },
|
{ INPUT, "sr", HW_H_GR, CGEN_MODE_SI, OP_ENT (SR), 0, COND_REF },
|
{ INPUT, "sr", HW_H_GR, CGEN_MODE_SI, OP_ENT (SR), 0, COND_REF },
|
{ OUTPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ OUTPUT, "dr", HW_H_GR, CGEN_MODE_SI, OP_ENT (DR), 0, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_sadd_ops[] = {
|
static const CGEN_OPINST sfmt_sadd_ops[] = {
|
{ INPUT, "h_accums_0", HW_H_ACCUMS, CGEN_MODE_DI, 0, 0, 0 },
|
{ INPUT, "h_accums_0", HW_H_ACCUMS, CGEN_MODE_DI, 0, 0, 0 },
|
{ INPUT, "h_accums_1", HW_H_ACCUMS, CGEN_MODE_DI, 0, 1, 0 },
|
{ INPUT, "h_accums_1", HW_H_ACCUMS, CGEN_MODE_DI, 0, 1, 0 },
|
{ OUTPUT, "h_accums_0", HW_H_ACCUMS, CGEN_MODE_DI, 0, 0, 0 },
|
{ OUTPUT, "h_accums_0", HW_H_ACCUMS, CGEN_MODE_DI, 0, 0, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_macwu1_ops[] = {
|
static const CGEN_OPINST sfmt_macwu1_ops[] = {
|
{ INPUT, "h_accums_1", HW_H_ACCUMS, CGEN_MODE_DI, 0, 1, 0 },
|
{ INPUT, "h_accums_1", HW_H_ACCUMS, CGEN_MODE_DI, 0, 1, 0 },
|
{ INPUT, "src1", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC1), 0, 0 },
|
{ INPUT, "src1", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC1), 0, 0 },
|
{ INPUT, "src2", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC2), 0, 0 },
|
{ INPUT, "src2", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC2), 0, 0 },
|
{ OUTPUT, "h_accums_1", HW_H_ACCUMS, CGEN_MODE_DI, 0, 1, 0 },
|
{ OUTPUT, "h_accums_1", HW_H_ACCUMS, CGEN_MODE_DI, 0, 1, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_mulwu1_ops[] = {
|
static const CGEN_OPINST sfmt_mulwu1_ops[] = {
|
{ INPUT, "src1", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC1), 0, 0 },
|
{ INPUT, "src1", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC1), 0, 0 },
|
{ INPUT, "src2", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC2), 0, 0 },
|
{ INPUT, "src2", HW_H_GR, CGEN_MODE_SI, OP_ENT (SRC2), 0, 0 },
|
{ OUTPUT, "h_accums_1", HW_H_ACCUMS, CGEN_MODE_DI, 0, 1, 0 },
|
{ OUTPUT, "h_accums_1", HW_H_ACCUMS, CGEN_MODE_DI, 0, 1, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
static const CGEN_OPINST sfmt_sc_ops[] = {
|
static const CGEN_OPINST sfmt_sc_ops[] = {
|
{ INPUT, "condbit", HW_H_COND, CGEN_MODE_BI, 0, 0, 0 },
|
{ INPUT, "condbit", HW_H_COND, CGEN_MODE_BI, 0, 0, 0 },
|
{ END }
|
{ END }
|
};
|
};
|
|
|
#undef INPUT
|
#undef INPUT
|
#undef OUTPUT
|
#undef OUTPUT
|
#undef END
|
#undef END
|
#undef COND_REF
|
#undef COND_REF
|
#undef OP_ENT
|
#undef OP_ENT
|
|
|
/* Operand instance lookup table. */
|
/* Operand instance lookup table. */
|
|
|
static const CGEN_OPINST *m32r_cgen_opinst_table[MAX_INSNS] = {
|
static const CGEN_OPINST *m32r_cgen_opinst_table[MAX_INSNS] = {
|
0,
|
0,
|
& sfmt_add_ops[0],
|
& sfmt_add_ops[0],
|
& sfmt_add3_ops[0],
|
& sfmt_add3_ops[0],
|
& sfmt_add_ops[0],
|
& sfmt_add_ops[0],
|
& sfmt_and3_ops[0],
|
& sfmt_and3_ops[0],
|
& sfmt_add_ops[0],
|
& sfmt_add_ops[0],
|
& sfmt_or3_ops[0],
|
& sfmt_or3_ops[0],
|
& sfmt_add_ops[0],
|
& sfmt_add_ops[0],
|
& sfmt_and3_ops[0],
|
& sfmt_and3_ops[0],
|
& sfmt_addi_ops[0],
|
& sfmt_addi_ops[0],
|
& sfmt_addv_ops[0],
|
& sfmt_addv_ops[0],
|
& sfmt_addv3_ops[0],
|
& sfmt_addv3_ops[0],
|
& sfmt_addx_ops[0],
|
& sfmt_addx_ops[0],
|
& sfmt_bc8_ops[0],
|
& sfmt_bc8_ops[0],
|
& sfmt_bc24_ops[0],
|
& sfmt_bc24_ops[0],
|
& sfmt_beq_ops[0],
|
& sfmt_beq_ops[0],
|
& sfmt_beqz_ops[0],
|
& sfmt_beqz_ops[0],
|
& sfmt_beqz_ops[0],
|
& sfmt_beqz_ops[0],
|
& sfmt_beqz_ops[0],
|
& sfmt_beqz_ops[0],
|
& sfmt_beqz_ops[0],
|
& sfmt_beqz_ops[0],
|
& sfmt_beqz_ops[0],
|
& sfmt_beqz_ops[0],
|
& sfmt_beqz_ops[0],
|
& sfmt_beqz_ops[0],
|
& sfmt_bl8_ops[0],
|
& sfmt_bl8_ops[0],
|
& sfmt_bl24_ops[0],
|
& sfmt_bl24_ops[0],
|
& sfmt_bcl8_ops[0],
|
& sfmt_bcl8_ops[0],
|
& sfmt_bcl24_ops[0],
|
& sfmt_bcl24_ops[0],
|
& sfmt_bc8_ops[0],
|
& sfmt_bc8_ops[0],
|
& sfmt_bc24_ops[0],
|
& sfmt_bc24_ops[0],
|
& sfmt_beq_ops[0],
|
& sfmt_beq_ops[0],
|
& sfmt_bra8_ops[0],
|
& sfmt_bra8_ops[0],
|
& sfmt_bra24_ops[0],
|
& sfmt_bra24_ops[0],
|
& sfmt_bcl8_ops[0],
|
& sfmt_bcl8_ops[0],
|
& sfmt_bcl24_ops[0],
|
& sfmt_bcl24_ops[0],
|
& sfmt_cmp_ops[0],
|
& sfmt_cmp_ops[0],
|
& sfmt_cmpi_ops[0],
|
& sfmt_cmpi_ops[0],
|
& sfmt_cmp_ops[0],
|
& sfmt_cmp_ops[0],
|
& sfmt_cmpi_ops[0],
|
& sfmt_cmpi_ops[0],
|
& sfmt_cmp_ops[0],
|
& sfmt_cmp_ops[0],
|
& sfmt_cmpz_ops[0],
|
& sfmt_cmpz_ops[0],
|
& sfmt_div_ops[0],
|
& sfmt_div_ops[0],
|
& sfmt_div_ops[0],
|
& sfmt_div_ops[0],
|
& sfmt_div_ops[0],
|
& sfmt_div_ops[0],
|
& sfmt_div_ops[0],
|
& sfmt_div_ops[0],
|
& sfmt_div_ops[0],
|
& sfmt_div_ops[0],
|
& sfmt_jc_ops[0],
|
& sfmt_jc_ops[0],
|
& sfmt_jc_ops[0],
|
& sfmt_jc_ops[0],
|
& sfmt_jl_ops[0],
|
& sfmt_jl_ops[0],
|
& sfmt_jmp_ops[0],
|
& sfmt_jmp_ops[0],
|
& sfmt_ld_ops[0],
|
& sfmt_ld_ops[0],
|
& sfmt_ld_d_ops[0],
|
& sfmt_ld_d_ops[0],
|
& sfmt_ld_ops[0],
|
& sfmt_ld_ops[0],
|
& sfmt_ld_d_ops[0],
|
& sfmt_ld_d_ops[0],
|
& sfmt_ld_ops[0],
|
& sfmt_ld_ops[0],
|
& sfmt_ld_d_ops[0],
|
& sfmt_ld_d_ops[0],
|
& sfmt_ld_ops[0],
|
& sfmt_ld_ops[0],
|
& sfmt_ld_d_ops[0],
|
& sfmt_ld_d_ops[0],
|
& sfmt_ld_ops[0],
|
& sfmt_ld_ops[0],
|
& sfmt_ld_d_ops[0],
|
& sfmt_ld_d_ops[0],
|
& sfmt_ld_plus_ops[0],
|
& sfmt_ld_plus_ops[0],
|
& sfmt_ld24_ops[0],
|
& sfmt_ld24_ops[0],
|
& sfmt_ldi8_ops[0],
|
& sfmt_ldi8_ops[0],
|
& sfmt_ldi16_ops[0],
|
& sfmt_ldi16_ops[0],
|
& sfmt_lock_ops[0],
|
& sfmt_lock_ops[0],
|
& sfmt_machi_ops[0],
|
& sfmt_machi_ops[0],
|
& sfmt_machi_a_ops[0],
|
& sfmt_machi_a_ops[0],
|
& sfmt_machi_ops[0],
|
& sfmt_machi_ops[0],
|
& sfmt_machi_a_ops[0],
|
& sfmt_machi_a_ops[0],
|
& sfmt_machi_ops[0],
|
& sfmt_machi_ops[0],
|
& sfmt_machi_a_ops[0],
|
& sfmt_machi_a_ops[0],
|
& sfmt_machi_ops[0],
|
& sfmt_machi_ops[0],
|
& sfmt_machi_a_ops[0],
|
& sfmt_machi_a_ops[0],
|
& sfmt_add_ops[0],
|
& sfmt_add_ops[0],
|
& sfmt_mulhi_ops[0],
|
& sfmt_mulhi_ops[0],
|
& sfmt_mulhi_a_ops[0],
|
& sfmt_mulhi_a_ops[0],
|
& sfmt_mulhi_ops[0],
|
& sfmt_mulhi_ops[0],
|
& sfmt_mulhi_a_ops[0],
|
& sfmt_mulhi_a_ops[0],
|
& sfmt_mulhi_ops[0],
|
& sfmt_mulhi_ops[0],
|
& sfmt_mulhi_a_ops[0],
|
& sfmt_mulhi_a_ops[0],
|
& sfmt_mulhi_ops[0],
|
& sfmt_mulhi_ops[0],
|
& sfmt_mulhi_a_ops[0],
|
& sfmt_mulhi_a_ops[0],
|
& sfmt_mv_ops[0],
|
& sfmt_mv_ops[0],
|
& sfmt_mvfachi_ops[0],
|
& sfmt_mvfachi_ops[0],
|
& sfmt_mvfachi_a_ops[0],
|
& sfmt_mvfachi_a_ops[0],
|
& sfmt_mvfachi_ops[0],
|
& sfmt_mvfachi_ops[0],
|
& sfmt_mvfachi_a_ops[0],
|
& sfmt_mvfachi_a_ops[0],
|
& sfmt_mvfachi_ops[0],
|
& sfmt_mvfachi_ops[0],
|
& sfmt_mvfachi_a_ops[0],
|
& sfmt_mvfachi_a_ops[0],
|
& sfmt_mvfc_ops[0],
|
& sfmt_mvfc_ops[0],
|
& sfmt_mvtachi_ops[0],
|
& sfmt_mvtachi_ops[0],
|
& sfmt_mvtachi_a_ops[0],
|
& sfmt_mvtachi_a_ops[0],
|
& sfmt_mvtachi_ops[0],
|
& sfmt_mvtachi_ops[0],
|
& sfmt_mvtachi_a_ops[0],
|
& sfmt_mvtachi_a_ops[0],
|
& sfmt_mvtc_ops[0],
|
& sfmt_mvtc_ops[0],
|
& sfmt_mv_ops[0],
|
& sfmt_mv_ops[0],
|
& sfmt_nop_ops[0],
|
& sfmt_nop_ops[0],
|
& sfmt_mv_ops[0],
|
& sfmt_mv_ops[0],
|
& sfmt_rac_ops[0],
|
& sfmt_rac_ops[0],
|
& sfmt_rac_dsi_ops[0],
|
& sfmt_rac_dsi_ops[0],
|
& sfmt_rac_ops[0],
|
& sfmt_rac_ops[0],
|
& sfmt_rac_dsi_ops[0],
|
& sfmt_rac_dsi_ops[0],
|
& sfmt_rte_ops[0],
|
& sfmt_rte_ops[0],
|
& sfmt_seth_ops[0],
|
& sfmt_seth_ops[0],
|
& sfmt_add_ops[0],
|
& sfmt_add_ops[0],
|
& sfmt_sll3_ops[0],
|
& sfmt_sll3_ops[0],
|
& sfmt_slli_ops[0],
|
& sfmt_slli_ops[0],
|
& sfmt_add_ops[0],
|
& sfmt_add_ops[0],
|
& sfmt_sll3_ops[0],
|
& sfmt_sll3_ops[0],
|
& sfmt_slli_ops[0],
|
& sfmt_slli_ops[0],
|
& sfmt_add_ops[0],
|
& sfmt_add_ops[0],
|
& sfmt_sll3_ops[0],
|
& sfmt_sll3_ops[0],
|
& sfmt_slli_ops[0],
|
& sfmt_slli_ops[0],
|
& sfmt_st_ops[0],
|
& sfmt_st_ops[0],
|
& sfmt_st_d_ops[0],
|
& sfmt_st_d_ops[0],
|
& sfmt_stb_ops[0],
|
& sfmt_stb_ops[0],
|
& sfmt_stb_d_ops[0],
|
& sfmt_stb_d_ops[0],
|
& sfmt_sth_ops[0],
|
& sfmt_sth_ops[0],
|
& sfmt_sth_d_ops[0],
|
& sfmt_sth_d_ops[0],
|
& sfmt_st_plus_ops[0],
|
& sfmt_st_plus_ops[0],
|
& sfmt_st_plus_ops[0],
|
& sfmt_st_plus_ops[0],
|
& sfmt_add_ops[0],
|
& sfmt_add_ops[0],
|
& sfmt_addv_ops[0],
|
& sfmt_addv_ops[0],
|
& sfmt_addx_ops[0],
|
& sfmt_addx_ops[0],
|
& sfmt_trap_ops[0],
|
& sfmt_trap_ops[0],
|
& sfmt_unlock_ops[0],
|
& sfmt_unlock_ops[0],
|
& sfmt_satb_ops[0],
|
& sfmt_satb_ops[0],
|
& sfmt_satb_ops[0],
|
& sfmt_satb_ops[0],
|
& sfmt_sat_ops[0],
|
& sfmt_sat_ops[0],
|
& sfmt_cmpz_ops[0],
|
& sfmt_cmpz_ops[0],
|
& sfmt_sadd_ops[0],
|
& sfmt_sadd_ops[0],
|
& sfmt_macwu1_ops[0],
|
& sfmt_macwu1_ops[0],
|
& sfmt_machi_ops[0],
|
& sfmt_machi_ops[0],
|
& sfmt_mulwu1_ops[0],
|
& sfmt_mulwu1_ops[0],
|
& sfmt_macwu1_ops[0],
|
& sfmt_macwu1_ops[0],
|
& sfmt_sc_ops[0],
|
& sfmt_sc_ops[0],
|
& sfmt_sc_ops[0],
|
& sfmt_sc_ops[0],
|
};
|
};
|
|
|
/* Function to call before using the operand instance table. */
|
/* Function to call before using the operand instance table. */
|
|
|
void
|
void
|
m32r_cgen_init_opinst_table (cd)
|
m32r_cgen_init_opinst_table (cd)
|
CGEN_CPU_DESC cd;
|
CGEN_CPU_DESC cd;
|
{
|
{
|
int i;
|
int i;
|
const CGEN_OPINST **oi = & m32r_cgen_opinst_table[0];
|
const CGEN_OPINST **oi = & m32r_cgen_opinst_table[0];
|
CGEN_INSN *insns = (CGEN_INSN *) cd->insn_table.init_entries;
|
CGEN_INSN *insns = (CGEN_INSN *) cd->insn_table.init_entries;
|
for (i = 0; i < MAX_INSNS; ++i)
|
for (i = 0; i < MAX_INSNS; ++i)
|
insns[i].opinst = oi[i];
|
insns[i].opinst = oi[i];
|
}
|
}
|
|
|
