OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [final_interface/] [gdb-5.0/] [sim/] [i960/] [sim-main.h] - Diff between revs 114 and 1765

Only display areas with differences | Details | Blame | View Log

Rev 114 Rev 1765
/* Main header for the i960.  */
/* Main header for the i960.  */
 
 
#define USING_SIM_BASE_H /* FIXME: quick hack */
#define USING_SIM_BASE_H /* FIXME: quick hack */
 
 
struct _sim_cpu; /* FIXME: should be in sim-basics.h */
struct _sim_cpu; /* FIXME: should be in sim-basics.h */
typedef struct _sim_cpu SIM_CPU;
typedef struct _sim_cpu SIM_CPU;
 
 
#include "symcat.h"
#include "symcat.h"
#include "sim-basics.h"
#include "sim-basics.h"
#include "cgen-types.h"
#include "cgen-types.h"
#include "i960-desc.h"
#include "i960-desc.h"
#include "i960-opc.h"
#include "i960-opc.h"
#include "arch.h"
#include "arch.h"
 
 
/* These must be defined before sim-base.h.  */
/* These must be defined before sim-base.h.  */
typedef USI sim_cia;
typedef USI sim_cia;
#define CIA_GET(cpu)     0 /* FIXME:(CPU_CGEN_HW (cpu)->h_pc) */
#define CIA_GET(cpu)     0 /* FIXME:(CPU_CGEN_HW (cpu)->h_pc) */
#define CIA_SET(cpu,val) 0 /* FIXME:(CPU_CGEN_HW (cpu)->h_pc = (val)) */
#define CIA_SET(cpu,val) 0 /* FIXME:(CPU_CGEN_HW (cpu)->h_pc = (val)) */
 
 
/* FIXME: Shouldn't be required to define these this early.  */
/* FIXME: Shouldn't be required to define these this early.  */
#define SIM_ENGINE_HALT_HOOK(SD, LAST_CPU, CIA)
#define SIM_ENGINE_HALT_HOOK(SD, LAST_CPU, CIA)
#define SIM_ENGINE_RESTART_HOOK(SD, LAST_CPU, CIA)
#define SIM_ENGINE_RESTART_HOOK(SD, LAST_CPU, CIA)
 
 
#include "sim-base.h"
#include "sim-base.h"
#include "cgen-sim.h"
#include "cgen-sim.h"
#include "i960-sim.h"
#include "i960-sim.h"


/* The _sim_cpu struct.  */
/* The _sim_cpu struct.  */
 
 
struct _sim_cpu {
struct _sim_cpu {
  sim_cpu_base base;
  sim_cpu_base base;
 
 
  /* Static parts of cgen.  */
  /* Static parts of cgen.  */
  CGEN_CPU cgen_cpu;
  CGEN_CPU cgen_cpu;
 
 
  /* CPU specific parts go here.
  /* CPU specific parts go here.
     Note that in files that don't need to access these pieces WANT_CPU_FOO
     Note that in files that don't need to access these pieces WANT_CPU_FOO
     won't be defined and thus these parts won't appear.  This is ok.
     won't be defined and thus these parts won't appear.  This is ok.
     One has to of course be careful to not take the size of this
     One has to of course be careful to not take the size of this
     struct and no structure members accessed in non-cpu specific files can
     struct and no structure members accessed in non-cpu specific files can
     go after here.  */
     go after here.  */
#if defined (WANT_CPU_I960BASE)
#if defined (WANT_CPU_I960BASE)
  I960BASE_CPU_DATA cpu_data;
  I960BASE_CPU_DATA cpu_data;
#endif
#endif
};
};


/* The sim_state struct.  */
/* The sim_state struct.  */
 
 
struct sim_state {
struct sim_state {
  sim_cpu *cpu;
  sim_cpu *cpu;
#define STATE_CPU(sd, n) (/*&*/ (sd)->cpu)
#define STATE_CPU(sd, n) (/*&*/ (sd)->cpu)
 
 
  CGEN_STATE cgen_state;
  CGEN_STATE cgen_state;
 
 
  sim_state_base base;
  sim_state_base base;
};
};


/* Misc.  */
/* Misc.  */
 
 
/* Catch address exceptions.  */
/* Catch address exceptions.  */
extern SIM_CORE_SIGNAL_FN i960_core_signal;
extern SIM_CORE_SIGNAL_FN i960_core_signal;
#define SIM_CORE_SIGNAL(SD,CPU,CIA,MAP,NR_BYTES,ADDR,TRANSFER,ERROR) \
#define SIM_CORE_SIGNAL(SD,CPU,CIA,MAP,NR_BYTES,ADDR,TRANSFER,ERROR) \
i960_core_signal ((SD), (CPU), (CIA), (MAP), (NR_BYTES), (ADDR), \
i960_core_signal ((SD), (CPU), (CIA), (MAP), (NR_BYTES), (ADDR), \
                  (TRANSFER), (ERROR))
                  (TRANSFER), (ERROR))
 
 
/* Default memory size.  */
/* Default memory size.  */
/* This value comes from the libgloss/i960/mon960.ld linker script.  */
/* This value comes from the libgloss/i960/mon960.ld linker script.  */
#define I960_DEFAULT_MEM_START 0xa0008000
#define I960_DEFAULT_MEM_START 0xa0008000
#define I960_DEFAULT_MEM_SIZE 0x800000 /* 8M */
#define I960_DEFAULT_MEM_SIZE 0x800000 /* 8M */
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.