OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_47/] [or1ksim/] [cpu/] [common/] [trace.c] - Diff between revs 1419 and 1765

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 1419 Rev 1765
/* trace.c -- Simulator breakpoints
/* trace.c -- Simulator breakpoints
   Copyright (C) 1999 Damjan Lampret, lampret@opencores.org
   Copyright (C) 1999 Damjan Lampret, lampret@opencores.org
 
 
This file is part of OpenRISC 1000 Architectural Simulator.
This file is part of OpenRISC 1000 Architectural Simulator.
 
 
This program is free software; you can redistribute it and/or modify
This program is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 2 of the License, or
the Free Software Foundation; either version 2 of the License, or
(at your option) any later version.
(at your option) any later version.
 
 
This program is distributed in the hope that it will be useful,
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.
GNU General Public License for more details.
 
 
You should have received a copy of the GNU General Public License
You should have received a copy of the GNU General Public License
along with this program; if not, write to the Free Software
along with this program; if not, write to the Free Software
Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. */
Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. */
 
 
#include <stdio.h>
#include <stdio.h>
 
 
#include "config.h"
#include "config.h"
 
 
#ifdef HAVE_INTTYPES_H
#ifdef HAVE_INTTYPES_H
#include <inttypes.h>
#include <inttypes.h>
#endif
#endif
 
 
#include "port.h"
#include "port.h"
#include "arch.h"
#include "arch.h"
#include "abstract.h"
#include "abstract.h"
#include "labels.h"
#include "labels.h"
#include "sim-config.h"
#include "sim-config.h"
#include "trace.h"
#include "trace.h"
 
 
/* Set instruction execution breakpoint. */
/* Set instruction execution breakpoint. */
 
 
void set_insnbrkpoint(oraddr_t addr)
void set_insnbrkpoint(oraddr_t addr)
{
{
  addr &= 0xfffffffc;   /* 32-bit aligned */
  addr &= 0xfffffffc;   /* 32-bit aligned */
 
 
  if (verify_memoryarea(addr))
  if (verify_memoryarea(addr))
    if (has_breakpoint (addr)) {
    if (has_breakpoint (addr)) {
      remove_breakpoint (addr);
      remove_breakpoint (addr);
      PRINTF("\nBreakpoint at 0x%"PRIxADDR" cleared.\n", addr);
      PRINTF("\nBreakpoint at 0x%"PRIxADDR" cleared.\n", addr);
    } else {
    } else {
      add_breakpoint (addr);
      add_breakpoint (addr);
      PRINTF("\nBreakpoint at 0x%"PRIxADDR" set.\n", addr);
      PRINTF("\nBreakpoint at 0x%"PRIxADDR" set.\n", addr);
    }
    }
  else
  else
    PRINTF("ERROR: Can't set this breakpoint out of memory.\n");
    PRINTF("ERROR: Can't set this breakpoint out of memory.\n");
 
 
  return;
  return;
}
}
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.