OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_47/] [or1ksim/] [cpu/] [or1k/] [sprs.c] - Diff between revs 600 and 624

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 600 Rev 624
/* sprs.c -- Simulation of OR1K special-purpose registers
/* sprs.c -- Simulation of OR1K special-purpose registers
   Copyright (C) 1999 Damjan Lampret, lampret@opencores.org
   Copyright (C) 1999 Damjan Lampret, lampret@opencores.org
 
 
This file is part of OpenRISC 1000 Architectural Simulator.
This file is part of OpenRISC 1000 Architectural Simulator.
 
 
This program is free software; you can redistribute it and/or modify
This program is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 2 of the License, or
the Free Software Foundation; either version 2 of the License, or
(at your option) any later version.
(at your option) any later version.
 
 
This program is distributed in the hope that it will be useful,
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.
GNU General Public License for more details.
 
 
You should have received a copy of the GNU General Public License
You should have received a copy of the GNU General Public License
along with this program; if not, write to the Free Software
along with this program; if not, write to the Free Software
Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. */
Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. */
 
 
#include <stdlib.h>
#include <stdlib.h>
#include <stdio.h>
#include <stdio.h>
#include <string.h>
#include <string.h>
#include <errno.h>
#include <errno.h>
 
 
#include "arch.h"
#include "arch.h"
#include "sprs.h"
#include "sprs.h"
#include "abstract.h"
#include "abstract.h"
#include "sim-config.h"
#include "sim-config.h"
 
 
extern int cont_run;   /* defined in toplevel.c */
extern int cont_run;   /* defined in toplevel.c */
extern int tt_stopped; /* defined in tick.c */
extern int tt_stopped; /* defined in tick.c */
extern int flag;
extern int flag;
 
 
sprword sprs[MAX_SPRS];
sprword sprs[MAX_SPRS];
 
 
int audio_cnt = 0;
int audio_cnt = 0;
 
 
static FILE *fo = 0;
static FILE *fo = 0;
/* Set a specific SPR with a value. */
/* Set a specific SPR with a value. */
inline void
inline void
mtspr(const int regno, const sprword value)
mtspr(const int regno, const sprword value)
{
{
  int ofs = regno % MAX_SPRS_PER_GRP;
  int ofs = regno % MAX_SPRS_PER_GRP;
  extern unsigned long pc_phy;
  extern unsigned long pc_phy;
  extern unsigned long reg[32];
  extern unsigned long reg[32];
 
 
  /* MM: Register hooks.  */
  /* MM: Register hooks.  */
  switch (regno) {
  switch (regno) {
  case 0xFFFD:
  case 0xFFFD:
    fo = fopen ("audiosim.pcm", "wb+");
    fo = fopen ("audiosim.pcm", "wb+");
    if (!fo) printf("Cannot open audiosim.pcm\n");
    if (!fo) printf("Cannot open audiosim.pcm\n");
    printf("Audio opened.\n");
    printf("Audio opened.\n");
    return;
    return;
  case 0xFFFE:
  case 0xFFFE:
    if (!fo) printf("audiosim.pcm not opened\n");
    if (!fo) printf("audiosim.pcm not opened\n");
    fputc (value & 0xFF, fo);
    fputc (value & 0xFF, fo);
    if ((audio_cnt % 1024) == 0)
    if ((audio_cnt % 1024) == 0)
      printf("%i\n", audio_cnt);
      printf("%i\n", audio_cnt);
    audio_cnt++;
    audio_cnt++;
    return;
    return;
  case 0xFFFF:
  case 0xFFFF:
    fclose(fo);
    fclose(fo);
    printf("Audio closed.\n");
    printf("Audio closed.\n");
    cont_run = 0;
    cont_run = 0;
    return;
    return;
  case SPR_TTCR:
  case SPR_TTCR:
    tt_stopped = 0;
    tt_stopped = 0;
    break;
    break;
  case SPR_SR:
  case SPR_SR:
    if(value & SPR_SR_F)
    if(value & SPR_SR_F)
      flag = 1;
      flag = 1;
    else
    else
      flag = 0;
      flag = 0;
    break;
    break;
  case SPR_NPC:
  case SPR_NPC:
    {
    {
      extern unsigned long pc;
      extern unsigned long pc;
      extern unsigned long pcnext;
      extern unsigned long pcnext;
      extern int delay_insn;
      extern int delay_insn;
      extern unsigned long pcdelay;
      extern unsigned long pcdelay;
 
 
      clear_pending_exception ();
      clear_pending_exception ();
 
 
      /* The debugger has redirected us to a new address */
      /* The debugger has redirected us to a new address */
      /* This is usually done to reissue an instruction
      /* This is usually done to reissue an instruction
         which just caused a breakpoint exception. */
         which just caused a breakpoint exception. */
      pc = value;
      pc = value;
 
 
      if(!value && config.sim.verbose)
      if(!value && config.sim.verbose)
        printf("WARNING: PC just set to 0!\n");
        printf("WARNING: PC just set to 0!\n");
 
 
      /* Clear any pending delay slot jumps also */
      /* Clear any pending delay slot jumps also */
      delay_insn = 0;
      delay_insn = 0;
      pcnext = value + 4;
      pcnext = value + 4;
    }
    }
    break;
    break;
  default:
  default:
    /* Links to GPRS */
    /* Links to GPRS */
    if(regno >= 0x0400 && regno < 0x0420)
    if(regno >= 0x0400 && regno < 0x0420)
      reg[regno - 0x0400] = value;
      reg[regno - 0x0400] = value;
    break;
    break;
  }
  }
 
 
  if (regno < MAX_SPRS)
  if (regno < MAX_SPRS) {
    sprs[regno] = value;
    sprs[regno] = value;
 
    if (runtime.sim.fspr_log) {
 
      fprintf(runtime.sim.fspr_log, "Write to SPR  : [%08lX] <- [%08lX]\n", regno, value);
 
    }
 
  }
  else if (config.sim.verbose)
  else if (config.sim.verbose)
    printf("WARNING: write out of SPR range %08X\n", regno);
    printf("WARNING: write out of SPR range %08X\n", regno);
}
}
 
 
#if 0
#if 0
/* Get a specific SPR. */
/* Get a specific SPR. */
inline sprword
inline sprword
mfspr_(const int regno)
mfspr_(const int regno)
{
{
  extern unsigned long reg[32];
  extern unsigned long reg[32];
  extern unsigned long pc;
  extern unsigned long pc;
  extern unsigned long pcprev;
  extern unsigned long pcprev;
 
  sprword val;
 
 
  switch (regno) {
  switch (regno) {
  case SPR_SR:
  case SPR_SR:
    /* Exceptions are always enabled */
    /* Exceptions are always enabled */
    return sprs[regno] | SPR_SR_EXR;
    val = sprs[regno] | SPR_SR_EXR;
 
    break;
  case SPR_NPC:
  case SPR_NPC:
    return pc;
    val = pc;
 
    break;
  case SPR_PPC:
  case SPR_PPC:
    return pcprev;
    val = pcprev;
 
    break;
  default:
  default:
    /* Links to GPRS */
    /* Links to GPRS */
    if(regno >= 0x0400 && regno < 0x0420)
    if(regno >= 0x0400 && regno < 0x0420)
      return reg[regno - 0x0400];
      val = reg[regno - 0x0400];
    else if (regno < MAX_SPRS)
    else if (regno < MAX_SPRS)
      return sprs[regno];
      val = sprs[regno];
 
  }
 
 
 
  if (regno < MAX_SPRS) {
 
    if (runtime.sim.fspr_log) {
 
      fprintf(runtime.sim.fspr_log, "Read from SPR : [%08lX] -> [%08lX]\n", regno, val);
  }
  }
  if (config.sim.verbose)
    return val;
 
  }
 
 
 
  if (config.sim.verbose) {
    printf ("WARNING: read out of SPR range %08X\n", regno);
    printf ("WARNING: read out of SPR range %08X\n", regno);
 
  }
 
 
  return 0;
  return 0;
}
}
#endif
#endif
 
 
/* Show status of important SPRs. */
/* Show status of important SPRs. */
void sprs_status()
void sprs_status()
{
{
  printf("VR   : 0x%.8x  UPR  : 0x%.8x\n", mfspr(SPR_VR), mfspr(SPR_UPR));
  printf("VR   : 0x%.8x  UPR  : 0x%.8x\n", mfspr(SPR_VR), mfspr(SPR_UPR));
  printf("SR   : 0x%.8x\n", mfspr(SPR_SR));
  printf("SR   : 0x%.8x\n", mfspr(SPR_SR));
  printf("MACLO: 0x%.8x  MACHI: 0x%.8x\n", mfspr(SPR_MACLO), mfspr(SPR_MACHI));
  printf("MACLO: 0x%.8x  MACHI: 0x%.8x\n", mfspr(SPR_MACLO), mfspr(SPR_MACHI));
  printf("EPCR0: 0x%.8x  EPCR1: 0x%.8x\n", mfspr(SPR_EPCR_BASE), mfspr(SPR_EPCR_BASE+1));
  printf("EPCR0: 0x%.8x  EPCR1: 0x%.8x\n", mfspr(SPR_EPCR_BASE), mfspr(SPR_EPCR_BASE+1));
  printf("EEAR0: 0x%.8x  EEAR1: 0x%.8x\n", mfspr(SPR_EEAR_BASE), mfspr(SPR_EEAR_BASE+1));
  printf("EEAR0: 0x%.8x  EEAR1: 0x%.8x\n", mfspr(SPR_EEAR_BASE), mfspr(SPR_EEAR_BASE+1));
  printf("ESR0 : 0x%.8x  ESR1 : 0x%.8x\n", mfspr(SPR_ESR_BASE), mfspr(SPR_ESR_BASE+1));
  printf("ESR0 : 0x%.8x  ESR1 : 0x%.8x\n", mfspr(SPR_ESR_BASE), mfspr(SPR_ESR_BASE+1));
  printf("TTMR : 0x%.8x  TTCR : 0x%.8x\n", mfspr(SPR_TTMR), mfspr(SPR_TTCR));
  printf("TTMR : 0x%.8x  TTCR : 0x%.8x\n", mfspr(SPR_TTMR), mfspr(SPR_TTCR));
  printf("PICMR: 0x%.8x  PICSR: 0x%.8x\n", mfspr(SPR_PICMR), mfspr(SPR_PICSR));
  printf("PICMR: 0x%.8x  PICSR: 0x%.8x\n", mfspr(SPR_PICMR), mfspr(SPR_PICSR));
  printf("PPC:   0x%.8x  NPC   : 0x%.8x\n", mfspr(SPR_PPC), mfspr(SPR_NPC));
  printf("PPC:   0x%.8x  NPC   : 0x%.8x\n", mfspr(SPR_PPC), mfspr(SPR_NPC));
}
}
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.