OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_47/] [or1ksim/] [testbench/] [default.cfg] - Diff between revs 532 and 541

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 532 Rev 541
/* default.cfg -- Simulator testbench default configuration script file
/* default.cfg -- Simulator testbench default configuration script file
   Copyright (C) 2001, Marko Mlinar, markom@opencores.org
   Copyright (C) 2001, Marko Mlinar, markom@opencores.org
This file is part of OpenRISC 1000 Architectural Simulator.
This file is part of OpenRISC 1000 Architectural Simulator.
This program is free software; you can redistribute it and/or modify
This program is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 2 of the License, or
the Free Software Foundation; either version 2 of the License, or
(at your option) any later version.
(at your option) any later version.
This program is distributed in the hope that it will be useful,
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.
GNU General Public License for more details.
You should have received a copy of the GNU General Public License
You should have received a copy of the GNU General Public License
along with this program; if not, write to the Free Software
along with this program; if not, write to the Free Software
Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. */
Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. */
section memory
section memory
  /*random_seed = 12345
  /*random_seed = 12345
  type = random*/
  type = random*/
  pattern = 0x00
  pattern = 0x00
  type = unknown /* Fastest */
  type = unknown /* Fastest */
  nmemories = 2
  nmemories = 2
  device 0
  device 0
    name = "RAM"
    name = "RAM"
    ce = 0
    ce = 0
    baseaddr = 0x00000000
    baseaddr = 0x00000000
    size = 0x00200000
    size = 0x00200000
    delayr = 10
    delayr = 10
    delayw = -1
    delayw = -1
  enddevice
  enddevice
  device 1
  device 1
    name = "FLASH"
    name = "FLASH"
    ce = 1
    ce = 1
    baseaddr = 0x40000000
    baseaddr = 0x40000000
    size = 0x00200000
    size = 0x00200000
    delayr = 2
    delayr = 2
    delayw = 4
    delayw = 4
  enddevice
  enddevice
end
end
section cpu
section cpu
  ver = 0x1200
  ver = 0x1200
  rev = 0x0001
  rev = 0x0001
  /* upr = */
  /* upr = */
  superscalar = 0
  superscalar = 0
  hazards = 0
  hazards = 0
  dependstats = 0
  dependstats = 0
 
end
 
 
 
section bpb
 
  enabled = 0
  btic = 0
  btic = 0
  bpb = 0
 
end
end
section debug
section debug
  /*enabled = 0
  /*enabled = 0
  gdb_enabled = 0*/
  gdb_enabled = 0*/
  server_port = 9999
  server_port = 9999
end
end
section sim
section sim
  debug = 0
  debug = 0
  profile = 0
  profile = 0
  prof_fn = "sim.profile"
  prof_fn = "sim.profile"
  /* iprompt = 0 */
  /* iprompt = 0 */
  exe_log = 0
  exe_log = 0
  exe_log_fn = "executed.log"
  exe_log_fn = "executed.log"
end
end
section mc
section mc
  enabled = 0
  enabled = 0
  baseaddr = 0xa0000000
  baseaddr = 0xa0000000
  POC = 0x00000008                 /* Power on configuration register */
  POC = 0x00000008                 /* Power on configuration register */
end
end
section uart
section uart
  enabled = 0
  enabled = 0
  nuarts = 1
  nuarts = 1
  device 0
  device 0
    baseaddr = 0x80000000
    baseaddr = 0x80000000
    rxfile = "/tmp/uart0.rx"
    rxfile = "/tmp/uart0.rx"
    txfile = "/tmp/uart0.tx"
    txfile = "/tmp/uart0.tx"
    jitter = -1                     /* async behaviour */
    jitter = -1                     /* async behaviour */
  enddevice
  enddevice
end
end
section dma
section dma
  enabled = 0
  enabled = 0
  ndmas = 1
  ndmas = 1
  device 0
  device 0
    baseaddr = 0x90000000
    baseaddr = 0x90000000
    irq = 4
    irq = 4
  enddevice
  enddevice
end
end
section VAPI
section VAPI
  enabled = 0
  enabled = 0
  server_port = 9998
  server_port = 9998
end
end
section ethernet
section ethernet
  enabled = 0
  enabled = 0
end
end
section tick
section tick
  enabled = 1
  enabled = 1
  irq = 3
  irq = 3
end
end
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.