OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_47/] [or1ksim/] [testbench/] [mc_async.h] - Diff between revs 1419 and 1765

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 1419 Rev 1765
/* mc_async.h - Memory Controller testbench ASYNCdevices defines
/* mc_async.h - Memory Controller testbench ASYNCdevices defines
         Copyright (C) 2001 by Ivan Guzvinec, ivang@opencores.org
         Copyright (C) 2001 by Ivan Guzvinec, ivang@opencores.org
 
 
         This file is part of OpenRISC 1000 Architectural Simulator.
         This file is part of OpenRISC 1000 Architectural Simulator.
 
 
         This program is free software; you can redistribute it and/or modify
         This program is free software; you can redistribute it and/or modify
         it under the terms of the GNU General Public License as published by
         it under the terms of the GNU General Public License as published by
         the Free Software Foundation; either version 2 of the License, or
         the Free Software Foundation; either version 2 of the License, or
         (at your option) any later version.
         (at your option) any later version.
 
 
         This program is distributed in the hope that it will be useful,
         This program is distributed in the hope that it will be useful,
         but WITHOUT ANY WARRANTY; without even the implied warranty of
         but WITHOUT ANY WARRANTY; without even the implied warranty of
         MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.    See the
         MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.    See the
         GNU General Public License for more details.
         GNU General Public License for more details.
 
 
         You should have received a copy of the GNU General Public License
         You should have received a copy of the GNU General Public License
         along with this program; if not, write to the Free Software
         along with this program; if not, write to the Free Software
         Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
         Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
*/
*/
 
 
#ifndef __MC_ASYNC_H
#ifndef __MC_ASYNC_H
#define __MC_ASYNC_H
#define __MC_ASYNC_H
 
 
/* should configuration be readm from MC? */
/* should configuration be readm from MC? */
#define MC_READ_CONF
#define MC_READ_CONF
 
 
/* TEMPLATE SELECTION       */
/* TEMPLATE SELECTION       */
/* change #undef to #define */
/* change #undef to #define */
#define _MC_TEST_TEMPLATE1
#define _MC_TEST_TEMPLATE1
#undef  _MC_TEST_TEMPLATE2
#undef  _MC_TEST_TEMPLATE2
#undef  _MC_TEST_TEMPLATE3
#undef  _MC_TEST_TEMPLATE3
/* ------------------------ */
/* ------------------------ */
 
 
/* memory configuration that must reflect mcmem.cfg */
/* memory configuration that must reflect mcmem.cfg */
#define MC_ASYNC_CSMASK 0xFE    /* 8 bit mask for 8 chip selects. 1 ASYNC at CS, 0 something else at CS */
#define MC_ASYNC_CSMASK 0xFE    /* 8 bit mask for 8 chip selects. 1 ASYNC at CS, 0 something else at CS */
 
 
typedef struct MC_ASYNC_CS
typedef struct MC_ASYNC_CS
{
{
  unsigned long BW;
  unsigned long BW;
  unsigned long M;
  unsigned long M;
} MC_ASYNC_CS;
} MC_ASYNC_CS;
 
 
MC_ASYNC_CS mc_async_cs[8] = {
MC_ASYNC_CS mc_async_cs[8] = {
  { 2,    /* Bus Width : 0 - 8bit, 1 - 16bit, 2 - 32bit */
  { 2,    /* Bus Width : 0 - 8bit, 1 - 16bit, 2 - 32bit */
    0x02  /* SELect mask */
    0x02  /* SELect mask */
    },
    },
  { 2, 0x04 },
  { 2, 0x04 },
  { 2, 0x06 },
  { 2, 0x06 },
  { 2, 0x08 },
  { 2, 0x08 },
  { 2, 0x0A },
  { 2, 0x0A },
  { 2, 0x0C },
  { 2, 0x0C },
  { 2, 0x0E },
  { 2, 0x0E },
  { 2, 0x10 } };
  { 2, 0x10 } };
 
 
#define MC_ASYNC_TEST0  0x00000001LU /* no parity, bank after column, write enable */
#define MC_ASYNC_TEST0  0x00000001LU /* no parity, bank after column, write enable */
#define MC_ASYNC_TEST1  0x00000002LU /* parity */
#define MC_ASYNC_TEST1  0x00000002LU /* parity */
#define MC_ASYNC_TEST2  0x00000004LU /* bank after row */
#define MC_ASYNC_TEST2  0x00000004LU /* bank after row */
#define MC_ASYNC_TEST3  0x00000008LU /* RO */
#define MC_ASYNC_TEST3  0x00000008LU /* RO */
#define MC_ASYNC_TEST4  0x00000010LU /* - NOT DEFINED - */
#define MC_ASYNC_TEST4  0x00000010LU /* - NOT DEFINED - */
 
 
#ifdef _MC_TEST_TEMPLATE1 
#ifdef _MC_TEST_TEMPLATE1 
  #define MC_ASYNC_FLAGS        0x000002B4LU    /* MC_TEST_ flags... see mc_common.h */
  #define MC_ASYNC_FLAGS        0x000002B4LU    /* MC_TEST_ flags... see mc_common.h */
  #define MC_ASYNC_TESTS        0x0000000FLU
  #define MC_ASYNC_TESTS        0x0000000FLU
#endif
#endif
 
 
#ifdef _MC_TEST_TEMPLATE2 
#ifdef _MC_TEST_TEMPLATE2 
  #define MC_ASYNC_FLAGS        0x00000128LU    /* MC_TEST_ flags... see mc_common.h */
  #define MC_ASYNC_FLAGS        0x00000128LU    /* MC_TEST_ flags... see mc_common.h */
  #define MC_ASYNC_TESTS        0x00000008LU
  #define MC_ASYNC_TESTS        0x00000008LU
#endif
#endif
 
 
#ifdef _MC_TEST_TEMPLATE3 
#ifdef _MC_TEST_TEMPLATE3 
  #define MC_ASYNC_FLAGS        0x000007FFLU    /* MC_TEST_ flags... see mc_common.h */
  #define MC_ASYNC_FLAGS        0x000007FFLU    /* MC_TEST_ flags... see mc_common.h */
  #define MC_ASYNC_TESTS        0x0000000FLU
  #define MC_ASYNC_TESTS        0x0000000FLU
#endif
#endif
 
 
#endif
#endif
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.