OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_52/] [or1ksim/] [peripheral/] [dma.h] - Diff between revs 1429 and 1765

Only display areas with differences | Details | Blame | View Log

Rev 1429 Rev 1765
/* dma.h -- Definition of DMA<->peripheral interface
/* dma.h -- Definition of DMA<->peripheral interface
   Copyright (C) 2001 by Erez Volk, erez@opencores.org
   Copyright (C) 2001 by Erez Volk, erez@opencores.org
 
 
   This file is part of OpenRISC 1000 Architectural Simulator.
   This file is part of OpenRISC 1000 Architectural Simulator.
 
 
   This program is free software; you can redistribute it and/or modify
   This program is free software; you can redistribute it and/or modify
   it under the terms of the GNU General Public License as published by
   it under the terms of the GNU General Public License as published by
   the Free Software Foundation; either version 2 of the License, or
   the Free Software Foundation; either version 2 of the License, or
   (at your option) any later version.
   (at your option) any later version.
 
 
   This program is distributed in the hope that it will be useful,
   This program is distributed in the hope that it will be useful,
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   GNU General Public License for more details.
   GNU General Public License for more details.
 
 
   You should have received a copy of the GNU General Public License
   You should have received a copy of the GNU General Public License
   along with this program; if not, write to the Free Software
   along with this program; if not, write to the Free Software
   Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
   Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
*/
*/
 
 
#include "dma_defs.h"
#include "dma_defs.h"
 
 
/* Implementation of DMA Channel Registers and State */
/* Implementation of DMA Channel Registers and State */
struct dma_channel
struct dma_channel
{
{
  /* The controller we belong to */
  /* The controller we belong to */
  struct dma_controller *controller;
  struct dma_controller *controller;
 
 
  /* Our channel number and bit mask */
  /* Our channel number and bit mask */
  unsigned channel_number;
  unsigned channel_number;
  unsigned long channel_mask;
  unsigned long channel_mask;
 
 
  /* Used for dump, to save dumping all 32 channels */
  /* Used for dump, to save dumping all 32 channels */
  unsigned referenced;
  unsigned referenced;
 
 
  /* Inner state of transfer etc. */
  /* Inner state of transfer etc. */
  unsigned load_next_descriptor_when_done;
  unsigned load_next_descriptor_when_done;
  unsigned long current_descriptor;
  unsigned long current_descriptor;
  oraddr_t source, destination, source_mask, destination_mask;
  oraddr_t source, destination, source_mask, destination_mask;
  unsigned long chunk_size, total_size, words_transferred;
  unsigned long chunk_size, total_size, words_transferred;
 
 
  /* The interface registers */
  /* The interface registers */
  struct
  struct
  {
  {
    unsigned long csr;
    unsigned long csr;
    unsigned long sz;
    unsigned long sz;
    unsigned long a0;
    unsigned long a0;
    unsigned long am0;
    unsigned long am0;
    unsigned long a1;
    unsigned long a1;
    unsigned long am1;
    unsigned long am1;
    unsigned long desc;
    unsigned long desc;
    unsigned long swptr;
    unsigned long swptr;
  } regs;
  } regs;
 
 
  /* Some control signals */
  /* Some control signals */
  unsigned dma_req_i;
  unsigned dma_req_i;
  unsigned dma_ack_o;
  unsigned dma_ack_o;
  unsigned dma_nd_i;
  unsigned dma_nd_i;
};
};
 
 
 
 
/* Implementation of DMA Controller Registers and State */
/* Implementation of DMA Controller Registers and State */
struct dma_controller
struct dma_controller
{
{
  /* Base address in memory */
  /* Base address in memory */
  oraddr_t baseaddr;
  oraddr_t baseaddr;
 
 
  /* Which interrupt number we generate */
  /* Which interrupt number we generate */
  unsigned irq;
  unsigned irq;
 
 
  /* VAPI id */
  /* VAPI id */
  int vapi_id;
  int vapi_id;
 
 
  /* Controller Registers */
  /* Controller Registers */
  struct
  struct
  {
  {
    unsigned long csr;
    unsigned long csr;
    unsigned long int_msk_a;
    unsigned long int_msk_a;
    unsigned long int_msk_b;
    unsigned long int_msk_b;
    unsigned long int_src_a;
    unsigned long int_src_a;
    unsigned long int_src_b;
    unsigned long int_src_b;
  } regs;
  } regs;
 
 
  /* Channels */
  /* Channels */
  struct dma_channel ch[DMA_NUM_CHANNELS];
  struct dma_channel ch[DMA_NUM_CHANNELS];
 
 
  struct dma_controller *next;
  struct dma_controller *next;
};
};
 
 
void set_dma_req_i( struct dma_channel *channel );
void set_dma_req_i( struct dma_channel *channel );
void clear_dma_req_i( struct dma_channel *channel );
void clear_dma_req_i( struct dma_channel *channel );
void set_dma_nd_i( struct dma_channel *channel );
void set_dma_nd_i( struct dma_channel *channel );
void clear_dma_nd_i( struct dma_channel *channel );
void clear_dma_nd_i( struct dma_channel *channel );
unsigned check_dma_ack_o( struct dma_channel *channel );
unsigned check_dma_ack_o( struct dma_channel *channel );
struct dma_channel *find_dma_controller_ch( unsigned controller,
struct dma_channel *find_dma_controller_ch( unsigned controller,
                                            unsigned channel );
                                            unsigned channel );
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.