|
|
What is this stuff?
|
What is this stuff?
|
===================
|
===================
|
|
|
This is OpenRISC 1000 architectural simulator. See the file COPYING
|
This is OpenRISC 1000 architectural simulator. See the file COPYING
|
for copying permission. To contact the authors, see AUTHORS file.
|
for copying permission. To contact the authors, see AUTHORS file.
|
|
|
This simulator loads an assembly file for one of the both architectures
|
This simulator loads an assembly file for one of the both architectures
|
and it simulates the operation of instructions.
|
and it simulates the operation of instructions.
|
|
|
Installation
|
Installation
|
============
|
============
|
|
|
To compile, run the configure script and specify the target architecture.
|
To compile, run the configure script and specify the target architecture.
|
Example:
|
Example:
|
|
|
$ ./configure --target=or32
|
$ ./configure --target=or32
|
|
|
After that, just issue "make all" command. By default there should be no
|
After that, just issue "make all" command. By default there should be no
|
warnings. There is no "make install". Just use it from default location
|
warnings. There is no "make install". Just use it from default location
|
or copy it to your bin directory (usually something like /usr/local/bin
|
or copy it to your bin directory (usually something like /usr/local/bin
|
or ~/bin).
|
or ~/bin).
|
|
|
GNU Tools
|
GNU Tools
|
=========
|
=========
|
|
|
Instructions how to build GNU tools can be found on www.opencores.org
|
Instructions how to build GNU tools can be found on www.opencores.org
|
|
|
Simulator test
|
Simulator test
|
==============
|
==============
|
|
|
Edit the sim.cfg file in order to configure your system.
|
Edit the sim.cfg file in order to configure your system.
|
|
|
Issue 'sim testbench/dhry' test simulator (testbench should be configured first).
|
Issue 'sim testbench/dhry' test simulator (testbench should be configured first).
|
See testbench/README for more details about running.
|
See testbench/README for more details about running.
|
|
|
Also run sim with --help option for list of command line options and
|
Also run sim with --help option for list of command line options and
|
help in command mode, to list the commands.
|
help in command mode, to list the commands.
|
|
|
OpenRISC and open cores
|
OpenRISC and open cores
|
=======================
|
=======================
|
|
|
About the same idea as with GNU project except we want free and open source
|
About the same idea as with GNU project except we want free and open source
|
IP (intellectual property) cores. We design open source, synthesizable
|
IP (intellectual property) cores. We design open source, synthesizable
|
cores. OpenRISC is one such core. It is a 32-bit RISC microprocessor that
|
cores. OpenRISC is one such core. It is a 32-bit RISC microprocessor that
|
will run GNU/Linux.
|
will run GNU/Linux.
|
For more information visit us at http://www.opencores.org.
|
For more information visit us at http://www.opencores.org.
|
|
|
|
|
